## CRES SCHEME

USN		THUE OF COMMENTS OF THE OFFICE OFFICE OFFICE OF THE OFFICE	15TE73
		Seventh Semester B.E. Degree Examination, July/August 202	)1
Tim	ne: 3	Max. Mar	rks: 80
Note: Answer any FIVE full questions.			
		C. C	
1	a.	Derive the CMOS inverter DC characteristics highlighting the regions of operation	
	b.	Write a note on evolution of IC era.	(10 Marks) (06 Marks)
2		Explain the steps involved in fabrication of nMOS, with neat diagrams.	(10 M1)
2	a. b.	Explain the steps involved in labrication of mylos, with heat diagrams. Explain the action of enhancement mode transistor for different values of $V_{gs}$ and	(10 Marks) Vda
	•	in a supplier in the su	(06 Marks)
3	a.	Give the λ-based design rules for different layers, p and n MOSFETS and contact	cuts.
	_		(08 Marks)
	b.	Draw the schematic and stick diagram of CMOS 2-input Nand gate, CMOS 2	
		gate.	(08 Marks)
4	a.	Define sheet resistance, sheet capacitance.	(06 Marks)
	b.	Obtain the expression for total delay for N stages of nMOS and CMOS inverters	in terms of
		width factor f and delay $\tau$ .	(08 Marks)
	c.	Draw the schematic of $A + B + C$ using NMOS technology.	(02 Marks)
_			
5	a.	Write the scale factors for the following parameters: i) Gate capacitance	
		ii) Maximum operating frequency	
	C	iii) Current density (J)	
	6	iv) Power speed product (P <sub>T</sub> ).	(08 Marks)
	b.	What are the general considerations to be followed in designing a subsystem?	(08 Marks)
6	a.	Explain the various steps involved in designing a 4-bit adder.	(08 Marks)
	b.	Explain Manchester carry-chain element with expressions for inputs and outputs.	(08 Marks)
7	a.	Explain structured design approach for a parity generator.	(08 Marks)
•	b.	Design a 4:1 multiplexer using nMOS logic and CMOS logic.	(08 Marks)

15TE73

Explain the architecture of field programmable gate array. (08 Marks) 8 Discuss the FPGA abstractions with a diagram. (08 Marks) Write and explain 4 transistor dynamic and 6 transistor static CMOS memory cell with sense 9 (10 Marks) amplifier. What are the timing considerations in system design? (06 Marks) BANGALORE - 560 ( Write a note on test and testability. (08 Marks) 10 Discuss the requirements of I/O pads in a chip. (05 Marks) (03 Marks) Discuss observability and controllability.