

Internal Assessment Test 1 – SCHEME and SOLUTIONS

Sub							JLU HONS	1	1		
:	Advanced (Computer Architec	cture			Sub Code:	17CS72	Branch:	CSE		
Date:	11/11/21 Duration: 90 mins Max Marks: 50 Sem / Sec: VII-D(15/17 sc								e)	OF	BE .
	Answer any 5 FIVE FULL Questions								MARKS		RBT
1	Briefly explain about the evolution of computer architecture with a neat diagram.								[10]		L2
2	Explain Flynn's Classification of Computer architecture along with neat diagrams.								[10]		L2
3	Explain UMA Model and COMA Model for shared memory multiprocessor systems, With neat diagram.							[[10]		L2
	_			_	elism.	Detect pa	rallelism in	the [[10]	CO1	L3
		rocessor clock	cycles neede	ed to execute a	a prog	ram. Consid	ler the executi	on [[10]	CO1	L3
	consists of	t code with 2000 four major type ed for each instr	s of instructi	ion. The instr		rocessor. Tl	he program	es			
	consists of (CPI) need	four major type ed for each instr	s of instructi	ion. The instr	uction	rocessor. Tl	he program	es			
	consists of (CPI) need	four major type ed for each instruction type	s of instruction is giv	ion. The instroen below.	uction Instru	processor. The mix and nu	he program	es			
	consists of (CPI) need No Inst	four major type ed for each instruction type thmetic and log	s of instruction is given	on. The instroven below.	Instru 68%	processor. The mix and nu	he program	es			
	consists of (CPI) need No Inst	four major type ed for each instruction type thmetic and log ad/store with ca	s of instruction is given	ion. The instroen below.	Instru 68%	processor. The mix and nu	he program	es			
	No Inst 1 Ari 2 Loa 3 Bra	four major type ed for each instruction type thmetic and log ad/store with ca	s of instruction is given	con. The instraction. The instraction of the control of the contro	Instru 68%	processor. The mix and nu	he program	es			
	No Inst 1 Ari 2 Loa 3 Bra 4 Me i) Find tota ii) Calculat trace result	four major type ed for each instruction type thmetic and log ad/store with canch mory reference I number of cyce the CPI when	gic che hit with cache les required the program	CPI 1 2 4 hit 8 to execute the rise executed of	Instruction 68% 8% 14% 10% e prog	ram.	he program mber of cycle				
	No Installation Installation Calculation C	four major type ed for each instruction type thmetic and log ad/store with canch mory reference I number of cyce the CPI when s.	gic che hit with cache les required the program	CPI 1 2 4 hit 8 to execute the is executed of PI obtained in	Instruction 68% 8% 14% 10% e prog on unit	ram.	he program mber of cycle	ove	[10]	CO1	L2
	CONSISTS OF (CPI) needs No Inst 1 Ari 2 Loa 3 Bra 4 Me i) Find tota ii) Calculat trace result iii) Calculat Explain the	four major type ed for each instruction type thmetic and log ad/store with canch mory reference I number of cyce the CPI when s. te the MIPS rate	gic che hit with cache les required the program e based on C	CPI 1 2 4 hit 8 to execute the is executed of PI obtained in Computer with the interest of the computer with the compute	Instruction 68% 8% 14% 10% e progon unipon unipon ii.	ram. processor sy	he program mber of cycle	ove [[10] [5]	CO1	L2 L2
6	No Inst I Ari Loa Bra I	four major type ed for each instruction type thmetic and log ad/store with canch mory reference I number of cyc e the CPI when s. te the MIPS rate e architecture of	gic che hit with cache les required the program e based on C	con. The instraction. The instraction. The instraction of the instruction of the instraction of the instruction of the instruct	Instruction 8% 8% 14% 10% e progon unit	ram. processor sy	he program mber of cycle system with above systems, bridges	ove [iefly			

	Course Outcomes	Modules	P01	P02	P03	P04	P05	90d	P07	P08	P09	PO10	P011	P012	PSO1	PSO2	PSO3	PS04
CO1	Understand the different computer architectures and hardware technologies	1	0	0	2	2	3	0	0	0	0	0	0	0	0	0	0	3
CO2	Explain need of pipelining along with the methods and implementation details and performance enhancement	2	0	3	2	3	3	0	0	0	0	0	0	0	0	2	0	3
CO3	Ability to define the hardware requirements of computer system with complete understanding of the memory	3	0	2	3	3	3	0	0	0	0	0	0	0	0	2	0	3
CO4	Compare and contrast the parallel architectures, Illustrate parallel programming concepts including the parallel languages and compilers	4,5	2	3	3	2	3	0	0	0	0	0	0	0	0	2	0	3

COGNITIVE LEVEL	REVISED BLOOMS TAXONOMY KEYWORDS
L1	List, define, tell, describe, identify, show, label, collect, examine, tabulate, quote, name, who, when, where, etc.
L2	summarize, describe, interpret, contrast, predict, associate, distinguish, estimate, differentiate, discuss, extend
L3	Apply, demonstrate, calculate, complete, illustrate, show, solve, examine, modify, relate, change, classify, experiment, discover.
L4	Analyze, separate, order, explain, connect, classify, arrange, divide, compare, select, explain, infer.
L5	Assess, decide, rank, grade, test, measure, recommend, convince, select, judge, explain, discriminate, support, conclude, compare, summarize.

PF	CORRELATION LEVELS							
PO1	Engineering knowledge	eering knowledge PO7 Environment and sustainability						
PO2	Problem analysis	roblem analysis PO8 Ethics		1	Slight/Low			
PO3	Design/development of solutions	PO9	Individual and team work	2	Moderate/ Medium			
PO4	Conduct investigations of complex problems PO10 Communication				Substantial/ High			
PO5	Modern tool usage							
PO6	The Engineer and society PO12 Life-long learning							
PSO1	Develop applications using different stacks of web and programming technologies							
PSO2	Design and develop secure, parallel, distributed, networked, and digital systems							
PSO3	Apply software engineering methods to design, develop, test and manage software systems.							
PSO4	Develop intelligent applications for business and industry							

Briefly explain about the evolution of computer architecture with a neat diagram.






Fig. 1.2 Tree showing architectural evolution from sequential scalar computers to vector processors and parallel computers

2 Explain Flynn's Classification of Computer architecture along with neat diagrams.




(a) SISD uniprocessor architecture




(b) SIMD architecture (with distributed memory)

Captions:





(c) MIMD architecture (with shared memory)



(d) MISD architecture (the systolic array)

3 Explain UMA Model and COMA Model for shared memory multiprocessor systems, With neat diagram.









Fig. 1.8 The COMA model of a multiprocessor (P: Processor, C: Cache, D: Directory; e.g. the KSR-1)

4 Explain the Bernstein's conditions for parallelism. Detect parallelism in the following code using Bernstein's Conditions.

P1: C=D*E P2:M=G+C P3:A=B+C P4:C=L+M P5:G=G/E



5. Find total processor clock cycles needed to execute a program. Consider the execution of an object code with 200000 instructions on a 20 MHZ processor. The program consists of four major types of instruction. The instruction mix and number of cycles (CPI) needed for each instruction is given below.

No	Instruction type	CPI	Instruction mix
1	Arithmetic and logic	1	68%
2	Load/store with cache hit	2	8%
3	Branch	4	14%
4	Memory reference with cache	8	10%
	hit		

- i) Find total number of cycles required to execute the program.
- ii) Calculate the CPI when the program is executed on uniprocessor system with above trace results.
- iii) Calculate the MIPS rate based on CPI obtained in ii.

Solution

i. The formula for finding the total processor clock cycles is given below

CPU clock cycles =
$$\sum_{i=1}^{n} IC_i \times CPI_i$$

CPU Clock cycles= [(68% *200000) *1] + [(8% * 200000)*2] + [(14*200000)*4] + [(10% * 200000)*8] = **440000**

ii. The formula for finding the total CPI is given below

$$CPI = \Sigma Frequency * CPI$$

$$CPI = (0.68*1) + (0.08x2) + (0.14*4) + (0.1*8) = 2.2$$


iii) The formula for finding the MIPS rate is given below

MIPS rate = clock rate / (CPI *10)

MIPS rate =
$$(20*10) / (2.2*10)$$

= 9.09

6. Explain the architecture of Vector super Computer with a neat diagram



- 7 (a) What are the factors affecting the scalability of computing systems, briefly explain.
 - (b) List the performance factors and system attributes that influence the performance of a computing system

- A sequential algorithm is evaluated in terms of its execution time which is expressed as a function of its input size.
- For a parallel algorithm, the execution time depends not only on input size but also on factors such as parallel architecture, no. of processors, etc

Performance Metrics

Parallel Run Time Speedup Efficiency

Standard Performance Measures

Peak Performance
Sustained Performance Instruction

Execution Rate (MIPS)
Floating point capability(MFLOPS)

Parallel Runtime

The parallel run time T(n) of a program or application is the time required to run the program on an n-processor parallel computer. When n=1, T(1) denotes sequential runtime of the program on a sequential processor

Speedup

Speedup S(n) is defined as the ratio of time taken to run a program on a single processor to the time taken to run the program on a parallel computer with identical processors

Scalability of parallel Algorithms- Characteristics

- Deterministic vs non-deterministic
- Computational granularity
- Parallelism profile
- Communication patterns and Synchronization requirements
- Uniformity of the operations
- Memory requirement and data structures

8 With a neat diagram explain the operational model of SIMD super computer




Fig. 1.12 Operational model of SIMD computers