USN										
-----	--	--	--	--	--	--	--	--	--	--



Internal Assessment Test 2 – January 2022

			miterial i	133C33IIICIII I C		January 2	<u> </u>					
Sub:	Computer On	rganization				Sub Code:	18CS34	Brai	nch: CSE			
Date:	25/01/22	Duration:	90 minutes	Max Marks:	50	Sem / Sec:	III / A	A, B, 0	С		OF	ВE
Answer any FIVE FULL Questions							MA	RKS	CO	RBT		
1	1 Elucidate the Synchronous and Asynchronous Bus in detail.							[]	[0]	2	L1	
2 (a)	With neat sketch, explain the general 8-bit parallel interface.								[	6]	2	L1
(b)	Write short notes on SCSI bus signals.								[	4]	2	L1
3 (a)	Explain the process of read operation on the PCI Bus along with clock diagram							[	6]	2	L1	
(b)	) Illustrate the tree structure of USB with diagram								[	4]	2	L1
1 4	Demonstrate how data are written onto a ROM cell. Discuss the different types of Read Only Memories.							of	[1	[0]	3	L2
· •	Explain in detail the 3 types of determining the cache locations to store the main memory blocks.						1	[1	[0]	3	L2	
6 (a)	a) What is memory interleaving. Explain.								[	6]	3	L1
(b)	A block-set-as The main men (i) How many (ii) How many	nory contai bits are the	ns 4096 blo ere in a mair	cks, each cons n memory add	sistin ress?	g of 128 wo	ords.	sets.	[	4]	3	L2



## CMR INSTITUTE OF TECHNOLOGY, BANGALORE DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING INTERNAL ASSESSMENT – 2 (Scheme & Solution)

Semester: 3 Date: 25/01/2022

Subject: COMPUTER ORGANIZATION (18CS34) Faculty: Prof. Savitha S, Dr. R. Kesavamoorthy


Faculty: Prof. Savitha S, Dr. R. Kesavamoorthy

Max Marks: 50

## ANSWER\_ANY 5 Question(s)

" Description		Marks Distribut ion	
Synchronous Bus – 5 Marks  Synchronous Bus – 5 Marks  Synchronous Bus – 5 Marks  Limitations Forces all the devices to operate at the the slowest device What if the device doesn't respond Clock Cycle 1 Master sends address and command info Clock Cycle 2 Slave receives the info and decodes Prepares the data to send Clock Cycle 3 Slave places the data Slave sends Slave Ready signal Master strobes the data into its input but Clock Signals Processor – 500 MHz typical I/O and Memory Bus – 150 MHz Maxin	5 ormation	10	10


	Asynchronous Bus – 5 Marks			
	ASYNCHRONOUS BUS			
	• At t <sub>0</sub> , • Master places Addr & Commd info • Master also places data • At t <sub>1</sub> , • Master sends Master ready signal • At t <sub>2</sub> , • Slave sends Slave ready signal • Slave strobes the data • At t <sub>3</sub> , • Slave ready signal reaches Master • Master drops Master ready signal • At t <sub>4</sub> , • Master removes Addr, Commnd, and data • At t <sub>5</sub> , • Device interface will complete the transfer	5		
a) 2	<ul> <li>With neat sketch, explain the general 8-bit parallel interface.</li> <li>Explanation – 3 Marks</li> <li>Data-lines P<sub>7</sub> through P<sub>0</sub> can be used for either input or output purposes (Figure 4.34).</li> <li>For increased flexibility,</li></ul>	3	6	10




	Category	Name	Function			
	Data	-DB(0) to -DB(7)	Data lines: Carry one byte of information during the information transfer phase and identify device during arbitration, selection and reselection phases	4		
	V	-DB(P)	Parity bit for the data bus			
	Phase	-BSY -SEL	Busy: Asserted when the bus is not free Selection: Asserted during selection and reselection			
	Information type	-C/D -MSG	Control/Data: Asserted during transfer of control information (command, status or message)  Message: indicates that the information being			
	Handshake	-REQ -ACK	ransferred is a message  Request: Asserted by a target to request a data transfer cycle  Acknowledge: Asserted by the initiator when it has completed a data transfer operation			
	Direction of transfer	- <b>I</b> /O	Input/Output: Asserted to indicate an input operation (relative to the initiator)			
	Other	-AŢN	Attention: Asserted by an initiator when it wishes to send a message to a target			
		RST	Reset: Causes all device controls to disconnect from the bus and assume their start-up state			
	Figure – 3 Marks	PCI – DA	TA TRANSFER			
	CLK		4 5 6 7			
	Frame#	14				
	AD		#1 X #2 X #3 X #4	3	6	1
3		Cogo X	AND ADDRESS OF A PRODUCT OF A P	3		
3	C/BE#	1 1 1	Bys. cnable			
3	C/BE# IRDY#		Byw. chable:			
3			Byw. chable			
3	IRDY#		Bys. chable:			

## Explanation – 3 Marks PCI – DATA TRANSFER · During Clock cycle-1, > The processor a → asserts FRAME# to indicate the beginning of a transaction; → sends the address on AD lines and command on C/BE# Lines. · During Clock cycle-2, > The processor removes the address and disconnects its drives from AD lines, > Selected target → enables its drivers on AD lines and → fetches the requested-data to be placed on bus. 3 > Selected target → asserts DEVSEL# and → maintains it in asserted state until the end of the transaction. > C/BE# is → used to send a bus command and it is → used for different purpose during the rest of the transaction. During Clock cycle-3, The initiator asserts IRDY# to indicate that it is ready to receive data. If the target has data ready to send then it asserts TRDY#. In our eg, the target sends 3 more words of data in clock cycle 4 to 6. During Clock cycle-5 > The indicator uses FRAME# to indicate the duration of the burst, since it read 4 words, the initiator negates FRAME# during clock cycle 5. During Clock cycle-7, > After sending 4th word, the target → disconnects its drivers and → negates DEVSEL# during clock cycle 7. b) Illustrate the tree structure of USB with diagram Figure – 2 Marks Host computer Root 4 Hub Hub 2 I/O device I/O device I/O device 1/0 · I/O Figure 4.43 Universal Serial Bus tree structure.

	USB ARCHITECTURE  • To accommodate a large number of devices that can be added or removed at any time, the USB has			
	<ul> <li>the tree structure as shown in the figure 7.17.</li> <li>Each node of the tree has a device called a Hub.</li> <li>A hub acts as an intermediate control point between the host and the I/O devices.</li> <li>At the root of the tree, a Root Hub connects the entire tree to the host computer.</li> <li>The leaves of the tree are the I/O devices being served (for example, keyboard or speaker).</li> <li>A hub copies a message that it receives from its upstream connection to all its downstream ports.</li> <li>As a result, a message sent by the host computer is broadcast to all I/O devices, but only the addressed-device will respond to that message.</li> </ul>	2		
4	Demonstrate how data are written onto a ROM cell. Discuss the different types of Read Only Memories.  ROM Cell – 2 Marks  ROM  Bit line  Connected to store a 0 Not connected to store a 1  Figure 5.12 A ROM cell.  At Logic value '0' → Transistor(T) is connected to the ground point (P). Transistor switch is closed & voltage on bit-line nearly drops to zero  At Logic value '1' → Transistor switch is open. The bit-line remains at high voltage.  Different Types of ROM – 8 Marks (4 Types – Each 2 Marks)  PROM (Programmable Read Only Memory)  EPROM (Erasable Programmable Read Only Memory)	2	10	10





Main Memory size=4096 blocks x128 words			
=4x1024x128			
=22x210x27=219	1		
Hence number of bits for address is 19-bits	1		
Word – 7			
Set-4	1	4	
Tag - 8 bit	1		