
USN			CHERRY YEARS *	CM TECHNOLOGY, B	RIT BENGALURU. BY NAAC	
Interna	l Assessment Test 3 – N	Tarch 2022				
Sub: Analog and Digital Electronics		Sub Code:	18CS33	Branch:	ISE	
Date: 08/3/2022 Duration: 90 mi	n's Max Marks: 50	Sem/Sec:	III / A, B a	and C OI		BE
	IVE FULL Questions			MARKS	CO RBT	
mention its applications.	With a neat diagram, explain the working principle of photocoupler and mention its applications.					
2 Construct Mod 5 counter using	SR flip flops			10	CO4	L3
With a neat waveform and monostable multivibrator.	circuit diagram, expla	ain the worl	king of	10	CO1	L2
4 a List the different types of BJ	T hissing Derive the	expression for	or collector	6	CO1	L2
emitter voltage (V_{CE}) for collect		enpression it		0		
b Explain Successive Approximat		onverter.		4	CO2	L2
5 Analyze the following Moore So	equential circuit for an in	nput sequence	e of X =	10	CO4	L3
A' A D _A Clock X B'	B' B D _B Clock	2		5	CO2	
	Emplain the working of it 21t ladder Bigital to I malog converter					
Calculate the maximum and mir circuit shown below, when $h_{fe} = \frac{V_{CC}}{470 \text{ k}\Omega}$ (a): Conditions for $h_{fe(min)}$		V_{CE} for the ba V_{CC} V_{CC} V_{CC} V_{CC} V_{CC} V_{CE}		5	CO1	L3

USN	N		CELEBRAIN	LE YEARS *	···. CM	RIT
	Internal Assessment Test 3 – March 2022		A	CREDITED W	TH A+ GRADE	BY NAAC
Sub:	Analog and Digital Electronics Sub Code: 18CS3	33	Branch:	ISE		
Date:		, B and C	2		OB	E
	Answer any FIVE FULL Questions					RBT
	With a neat diagram, explain the working principle of photo-coupler an its applications. Solution: Construction: All photo-couplers consist of two elements: a light source (a LED) and a photo photo resistor, photodiode, phototransistor, silicon-controlled rectifier (SCR) which are separated by a dielectric (non-conducting) barrier. Working Principle: When input current is applied to the LED, it switches ON and emits infrare photo sensor then detects this light and allows current to flow through the out the circuit; conversely, when the LED is off, no current will flow through sensor. By this method, the two flowing currents are electrically isolated. It LED and photodiode; where the circuits are isolated electrically. In the follow LED is forward biased, photodiode is reverse biased and output exists across R Applications: Input and output switching in electronically noisy environments. Controlling transistors and triacs. Switch-mode power supplies SI (signal I) DATA Power coming from digital pin (b) Groun digital pin (c)	to sensor), or tria d light; tput side n the pho consists ving Figure 22.	the of oto of ure,	10	CO1	L1
2	Construct Mod 5 counter using SR flip flops		10	CO4	L3	
	Solution: Mod-5 Counter resimp SR FF So Sont SR R Excitation Table O O O O O O O O O O O O O O O O O O O					



Solution: The different types of BJT biasing are 1. Fixed Bias 2. Collector to Base Bias 3. Voltage Divider Bias Collector to base bias Applying KVL to the outer loop; $V_{CC} - (I_C + I_B) R_C - V_{CE} = 0$ $V_{CE} = V_{CC} - (I_C + I_R) R_C$ -----Or. Applying KVL to the loop VCE, InRn, and VnE; $V_{CE} - V_{BE} - I_B R_B = 0$ Or. $V_{CE} = V_{BE} + I_B R_B - \cdots$ Equating equations 3a and 3b; $V_{CC} - (I_C + I_B)R_C = V_{BE} + I_BR_B$ $(I_C + I_B)R_C + I_BR_B = V_{CC} - V_{BE}$ i.e., $I_R (R_C + R_R) + I_C R_C = V_{CC} - V_{RE}$ Or. Substituting $I_C = \beta I_B$ in above equation, we get: $I_B(R_C + R_B) + \beta I_B R_C = V_{CC} - V_{BE}$ Gives, $I_B = (V_{CC} - V_{BE})/(\beta + 1)R_C + R_B - (V_{CC} - V_{BE})/(\beta + 1)R_C + R_B$ Explain Successive Approximation Analog to Digital Converter. 5 CO₂ L2 Solution: 4-bit Successive Approximation Register (SAR) 0. Comparator LATCH LSB 4-bit DAC Analog input (V_{in}) Figure shows a successive approximation register (SAR), the output of which is connected to DAC and output latch circuit. The input signal (Vin) is compared with the analog output signal (Va) of the DAC. Output of the comparator is feedback into SAR. The control logic inside SAR adjusts its digital output; until it is equal to the analog input signal. At the start of conversion cycle, start conversion terminal is made high. On the first clock pulse, the output of the SAR is made 1000. The DAC produces an


analog voltage (Va) proportional to 1000. This analog voltage is compared

with input analog signal (Vin).

4b

If Vin > Va, the comparator output will be high and SAR keeps Q3 high. On the other hand, if Vin < Va, then the comparator output becomes low and SAR resets Q3 to low. If Vin > Va, SAR follows the upward path in code tree and if Vin < Va, SAR follows downward path.

Analyze the following Moore Sequential circuit for an input sequence of X = 01101 and draw the timing diagram



Solution:

1. The flip-flop input equations and output equation are

$$D_A = X \bigoplus B$$

$$D_B = X + A$$


$$Z = A \oplus B$$

2. The next-state equations for the flip-flops are

$$A^+ = X \bigoplus B^+$$

$$B^* = X + A$$

3. The corresponding maps are




(a)				(b)				
AB	X = 0 X	(= 1	z	Present State	Next X = 0	State X = 1	Present Output (Z)	
00	10	01	0	Sp	S ₃	51	0	
01	00	11	1	S,	So	S	1	
11	01	11	0	52	51	52	0	
10	11	01	1	S	S2	S	1	

State Tables

4. Combining these maps yields the transition table (Table (a)), which gives the next state of both flip-flops (A*B*) as a function of the present state and input. The output function Z is then added to the table. In this example, the output depends only on the present state of the flip-flops and not on the input, so only a single output column is required.

Using the above Table (a), we can construct the timing chart for some given input sequence and specified initial state.



Timing Chart

Initially AB=00 and X=0, so Z=0 and $A^*B^*=10$. This means that after the rising clock edge, the flipflop state will be AB=10. Then, with AB=10, the output is Z=1. The next input is X=1, so $A^*B^*=01$ and the state will change after the next rising clock edge. Continuing in this manner, we can complete the timing chart.

