

| | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|
| | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|

Internal Assessment Test - I

| | | | | | | | | | |
|--------------------------|---------------|-----------|---------|------------|----|------|-----|---------|--------|
| Sub: | VLSI Design | | | | | | | Code: | 18EC72 |
| Date: | 11 / 11/ 2021 | Duration: | 90 mins | Max Marks: | 50 | Sem: | VII | Branch: | ECE |
| Answer all the Questions | | | | | | | | | |

| | | Marks | OBE | |
|----|--|-------|-----|-----|
| | | | CO | RBT |
| 1. | Explain the working of an nMOS enhancement mode transistor in different modes of operations with neat diagrams. | [10] | CO1 | L1 |
| 2. | An nMOS transistor is operated with the following parameters for 90nm technology: $V_{GS} = 0.9V$, $V_{th} = 0.5V$, $W = 100nm$, $\mu_n C_{ox} = 90\mu A/V^2$. Find I_{DS} for i) $V_{DS} = 0.75V$ ii) $V_{DS} = 1V$ | [10] | CO1 | L2 |
| 3. | Explain any two of the following: i) Mobility Degradation ii) Channel length Modulation iii) Body Effect | [5+5] | CO1 | L1 |
| 4. | Implement the following expression using CMOS logic: i) $Y = \overline{(A+B)}(C+D)$ ii) $Y = (A + BC)D$ | [5+5] | CO1 | L2 |
| 5. | Explain the DC transfer characteristics of a CMOS inverter . | [10] | CO1 | L1 |

| | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|
| | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|

Internal Assessment Test - I

| | | | | | | | | | |
|--------------------------|---------------|-----------|---------|------------|----|------|-----|---------|--------|
| Sub: | VLSI Design | | | | | | | Code: | 18EC72 |
| Date: | 11 / 11/ 2021 | Duration: | 90 mins | Max Marks: | 50 | Sem: | VII | Branch: | ECE |
| Answer all the Questions | | | | | | | | | |


| | | Marks | OBE | |
|----|--|-------|-----|-----|
| | | | CO | RBT |
| 1. | Explain the working of an nMOS enhancement mode transistor in different modes of operations with neat diagrams. | [10] | CO1 | L1 |
| 2. | An nMOS transistor is operated with the following parameters for 90nm technology: $V_{GS} = 0.9V$, $V_{th} = 0.5V$, $W = 100nm$, $\mu_n C_{ox} = 90\mu A/V^2$. Find I_{DS} for i) $V_{DS} = 0.75V$ ii) $V_{DS} = 1V$ | [10] | CO1 | L2 |
| 3. | Explain any two of the following: i) Mobility Degradation ii) Channel length Modulation iii) Body Effect | [5+5] | CO1 | L1 |
| 4. | Implement the following expression using CMOS logic: i) $Y = \overline{(A+B)}(C+D)$ ii) $Y = (A + BC)D$ | [5+5] | CO1 | L2 |
| 5. | Explain the DC transfer characteristics of a CMOS inverter . | [10] | CO1 | L1 |

Answer 1

→ The MOS tx is a majority carrier device in which the current in a conducting channel between the source & drain is controlled by the gate voltage. In nMOS, e^- 's are the majority carriers & in pMOS holes are the majority carriers.

→ Fig. shows MOS structure. The top layer is a good conductor called the gate. The middle layer is a very thin insulating film of SiO_2 called gate oxide (about 1000 \AA). The bottom layer is doped Si body (p type for n-MOS & n type for PMOS).

→ Op: Let us consider the nMOS type.



In (a), a -ve voltage is applied to the gate, so there is -ve charge on the gate. The mobile +vely charged holes are attracted to the region beneath the gate. This is called accumulation mode.


In (b) a small +ve voltage is applied to the gate, resulting

in some +ve charge on the gate. The holes in the body are repelled from the region directly beneath the gate, resulting in some +ve charge a depletⁿ region below the gate.

In (c), a higher +ve volty exceeding a critical threshold volty V_T is applied, attracting more +ve charge to the gate. The holes are repelled further and some \bar{e} 's in the body are attracted to the region beneath the gate. This conductive layer of \bar{e} 's in the p-type body is called the inversion layer. V_T depends on the no. of dopants in the body and the gate oxide thickness t_{ox} .

nMOS op^r

(a) Cut off, no channel



$V_{gs} = 0 < V_t$


In nMOS, there are 2 n-type regions called source and drain near the gate.

Case 1 Cut off: $I_{ds} = 0, V_{ds} = 0$


$V_{gs} < V_t$: When the gate-to-source volty V_{gs} is less than V_t , the source & drain have free \bar{e} 's & the body has free holes. \therefore the source is grounded, the body source & body drain jns are '0' biased or reverse biased, so little or no ct flow

and the tx is off. This mode of op^r is called cutoff.

Case 2:
Linear



$V_{ds} = 0$



$0 < V_{ds} < V_{gs} - V_t$


In this region, $V_{gs} > V_t$. As a result an inversion region of \bar{e} 's is formed which connects the source & drain creating a conductive path & turning the tx ON. $V_{ds} = V_{gs} - V_{gd}$.

Now, if $V_{ds} = 0, V_{gs} = V_{gd} \therefore$ there is no e.f to push ct

from drain to source. When a small +ve volty V_{ds} is applied to the drain, I_{ds} flows through the channel from ~~source~~ the drain to source (e^- flow from source \rightarrow drain). This mode of op^v is called linear, resistive, triode, non-saturated or unsaturated. The $I_{ds} \uparrow$ with both V_{ds} & V_{gs} .

Case 3: Saturation

But if V_{ds} is sufficiently large such that $V_{gd} < V_t$, the channel is no longer inverted near the drain & becomes pinched off. However I_{ds} still flows. Above the value of V_{ds} when pinch off occurs, I_{ds} is controlled only by the V_{gs} & is no longer influenced by the 'D'. This mode is called saturation.



$V_{gs} > V_t$

$V_{ds} > V_{gs} - V_t$

$V_{gd} < V_t$

Channel pinched off!

I_{ds} indpt of V_{ds}

$\Rightarrow V_{gs} > V_t, V_{gd} < V_t$

$\therefore V_{ds} = V_{gs} - V_{gd} \Rightarrow V_{ds} > V_{gs} - V_t$

Answer 2

2. Given

$$V_{GS} = 0.9V$$

$$L = 90nm$$

$$V_{th} = 0.5V$$

$$W = 100nm$$

$$\mu_n C_{ox} = 90\mu$$

(i) $V_{DS} = 0.75V$

(ii) $V_{DS} = 1V$

$$\beta = \frac{C_{ox} \cdot \mu \cdot W}{L} = 90\mu \times \frac{100 \times n}{90 \times n}$$

$$\boxed{\beta = 100\mu}$$

$$V_{GS} > V_{th} \Rightarrow 0.9 > 0.5$$

→ (i) $V_{GS} - V_{th} = 0.9 - 0.5 = 0.4 = V_{GS}$

$V_{DS} > V_{GS} - V_{th}$ - Saturation Region

$$0.75 > 0.4$$

I_{ds} @ saturation

$$I_{ds} = \beta \cdot \frac{V_{GS}^2}{2} = \frac{100\mu \times (0.4)^2}{2}$$

$$\boxed{I_{ds} = 8\mu A}$$

$$(ii) V_{gt} = V_{gs} - V_t = 0.9 - 0.5 = 0.4$$

$$V_{ds} > V_{gt}$$

$I > 0.4$ - true @ saturation

$$I_{ds} = \frac{\beta \cdot (V_{gt})^2}{2}$$

$$I_{ds} = 8 \mu A$$

Mobility degradation :-

- As the vertical field strength increases, the $(\frac{V_{gs}}{t_{ox}})$ carriers are scattered in oxide layer of the channel thus slowing the speed / progress.
- As a result I_{ds} decreases than expected
- the mobility μ is at high V_{ds} .

→ the mobility μ is replaced by μ_{eff} , which is given by

$$\mu_{eff-n} = \frac{540 \frac{cm^2}{V \cdot s}}{1 + \left(\frac{V_{gs} + V_t}{0.54 \frac{V}{nm} \cdot t_{ox}} \right)^{1.85}} \quad \text{--- } \mu_{eff} \text{ of nmos device}$$

$$\mu_{eff-p} = \frac{185 \frac{cm^2}{V \cdot s}}{1 + \frac{|V_{gs} + 1.5V_t|}{0.388 \frac{V}{nm} \cdot t_{ox}}} \quad \text{--- } \mu_{eff} \text{ of pmos device}$$

At low field strength, ^{Velocity.} ~~mobility~~ decreases then I_{ds} also decreases then μ -drop of post

$$\text{Velocity } v = \begin{cases} \frac{\mu_{eff} \cdot E}{1 + \frac{E}{E_c}} & , E < E_c \\ v_{sat} & , E > E_c \end{cases}$$

@ High electrical field E_c

$$V = V_{sat}$$

$$V_{sat} = \frac{\mu_{eff} \cdot E_c}{1 + \frac{E_c}{E_c}}$$

$$V_{sat} = \frac{\mu_{eff} \cdot E_c}{2}$$

$$E_c = \frac{2V_{sat}}{\mu_{eff}} \quad \text{--- (2)}$$

@ critical voltage $V_c = E_c \cdot L$ --- (3)

Then the current I_{ds} is given by using IV characteristic

I_{ds} & Eq (2) & (3)

$$I_{ds} = \begin{cases} \left(\frac{\mu_{eff}}{1 + \frac{V_{ds}}{V_c}} \right) \cdot \frac{C_{ox} \cdot W}{L} (V_{gs} - \frac{V_{th}}{2}) V_{ds}, & V_{ds} < V_{sat} \\ V_{sat} C_{ox} \cdot W (V_{gs} - V_{sat}) V_{sat}, & V_{sat} < V_{ds} \end{cases}$$

--- (4)

The above Equation (4) Represents the Mobility degradation

and the μ_{eff} is varied directly on gate drive voltage V_{gs} .

3ii)

channel length modulation

Onset of saturation mode of op^r in MOSFET is signified by pinch-off effect of channel. In saturation, ideally I_{Dsat} is indpt of V_{DS} . The p-n jⁿ betⁿ the drain & body forms a depleⁿ region and if V_{DS} is increased beyond V_{DSat} , an even larger ~~reg~~ part of the channel is pinched off. The effective channel length then reduces

to, $L_{eff} = L - L_d$ where, L_d is the length of the depleⁿ region formed betⁿ body & drain where charge $Q = 0$

~~Pinch off pt~~ With increasing V_{DS} , pinch off pt moves from Drain to source. e^- travelling from S \rightarrow D traverse the inverted channel length L_{eff} & then they are injected into the depleⁿ region of length L_d that separates the pinch off pt from Drain

~~We know~~ Taking L_{eff} into acct, I_{Dsat} can be written as -

$$I_{Dsat} = \frac{\mu C_{ox} W}{2 L_{eff}} (V_{GS} - V_t)^2 \quad \text{--- (2)}$$

$\therefore L_{eff} < L$, eqⁿ (2) gives more ct that the ideal ct eqⁿ in satⁿ region under same bias condⁿs.

Rewriting (2) we get

$$I_{Dsat} = \frac{\mu C_{ox} W}{2L} (V_{GS} - V_t)^2 \left(1 + \frac{V_{DS}}{V_A}\right)$$

where $1 + V_{DS}/V_A$ accounts for channel length modⁿ.

$V_A \propto$ channel length & is called early volty. channel length modⁿ reduces gain of amplifiers.

3iii) Body effect

Under ideal cond^{ns}, the threshold volty, V_t is considered const. But in reality, V_t ↑ with increasing source volty, decreases with the body volty &, decreases with drain volty & increases with channel length.

BODY EFFECT

When a voltage V_{SB} is applied bet^m the source & body, it increases the amt of charge reqd to invert the channel, thereby increasing the threshold volty, V_t . This effect is called body effect. The threshold volty is given as -

$$V_t = V_{t0} + \gamma \left(\sqrt{\phi_s + V_{SB}} - \sqrt{\phi_s} \right) \longrightarrow \textcircled{1}$$

where, V_{t0} is the threshold volty when source is at body pot.

$$\phi_s \text{ is the surface pot. at threshold} = 2v_T \ln \frac{N_A}{n_i}, \longrightarrow \textcircled{2}$$

N_A = doping levels

n_i = intrinsic level of charges

$$v_T = \text{thermal volty} = \frac{kT}{q} = 26 \text{ mV}$$


γ = body effect coefficient ≈ 0.4 to

$$= \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2q\epsilon_{si}N_A} = \frac{\sqrt{2q\epsilon_{si}N_A}}{C_{ox}} \longrightarrow \textcircled{3}$$



$$\epsilon_{si} = 11.7 \epsilon_0$$

Answer 4

(i) $y = \overline{(A+B)(C+D)}$



Q) 4ii) $Y = \overline{A + BC} D = (\overline{A + BC}) (\overline{\overline{D}})$
 $= \overline{A + BC + \overline{D}}$ [De Morgan's law]



5 DE Transfer characteristics : DC transfer ch^r. of a ckt relate the OP volty to the I/P volty assuming that the I/P changes slowly enough that capacitances have plenty of time to charge/discharge. A CMOS inverter's DC transfer characteristics can be obtained as follows -

For the CMOS inv. in fig(1)

- let, V_{GSn} = gate voltage for nMOS
 V_{GSp} = " " " pMOS
 $V_{t,n}$ = threshold " " nMOS
 $V_{t,p}$ = " " " pMOS.




Fig 1 CMOS inv.

$V_{tn} = +ve$ volty, $V_{tp} = -ve$ volty

∴ Source of NMOS is grounded, $V_{GSn} = V_{in}$ & $V_{DSn} = V_{out}$


∴ " " pMOS " " tied to V_{DD} , $V_{GSp} = V_{in} - V_{DD}$, $V_{DSp} = V_{out} - V_{DD}$

The various regions of op^r for the n & p MOS of CMOS are shown in table(1).

| | nMOS | pMOS |
|------------|---|---|
| Cut off: | $V_{GSn} < V_{tn}$ ∴ $V_{in} < V_{tn}$ | $V_{GSp} > V_{tp}$ $V_{in} > V_{tp} + V_{DD}$ |
| Linear | $V_{GSn} > V_{tn}$ ∴ $V_{in} > V_{tn}$ $V_{DS,n} < V_{GSn} - V_{tn}$ $V_{out} < V_{in} - V_{tn}$ | $V_{GSp} < V_{tp}$ $V_{in} < V_{tp} + V_{DD}$ $V_{DSp} > V_{GSp} - V_{tp}$ $V_{out} > V_{in} - V_{tp}$ |
| Saturation | $V_{GSn} > V_{tn}$ $V_{in} > V_{tn}$ $V_{DSn} > V_{GSn} - V_{tn}$ $V_{out} > V_{in} - V_{tn}$ | $V_{GSp} < V_{tp}$ $V_{in} < V_{tp} + V_{DD}$ $V_{DSp} < V_{GSp} - V_{tp}$ $V_{out} < V_{in} - V_{tp}$ |

Assuming, $V_{tp} = -V_{tn}$ & $\beta_n = \beta_p$, $I_{Dsn} = |I_{Dsp}|$
 the op^r of CMOS inv. can be classified into 5 regions -
 as shown in table(2) & fig(2)

- 1) In reg A, nMOS is OFF so pMOS pull O/P to V_{DD} .
- 2) In region B, nMOS starts to turn ON, pulling the O/P down to '0'.



- 3) In region C both p & nMOS are in satⁿ. (This is the only region present in ideal transistors. for $V_{in} = V_{DD}/2$ & slope is $-\infty$ corresponding to infinite gain. Real txs. have finite O/P resistances on account of channel length modⁿ & thus have finite slopes over a broader region)
- 4) In region D, pMOS is partially ON & in E it is completely off \rightarrow leaving nMOS to pull O/P to GND.

| Region | Cond ⁿ | pMOS | nMOS | O/P |
|--------|--|---------|-----------|-------------------------|
| A | $0 \leq V_{in} < V_{tn}$ | linear | cut-off | $V_{out} = V_{DD}$ |
| B | $V_{tn} < V_{in} < V_{DD}/2$ | " | saturated | $V_{out} > V_{DD}/2$ |
| C | $V_{in} = V_{DD}/2$ | sat. | " | V_{out} drops sharply |
| D | $V_{DD}/2 < V_{in} \leq V_{DD} - V_{tp} $ | " | linear | $V_{out} < V_{DD}/2$ |
| E | $V_{in} > V_{DD} - V_{tp} $ | cut-off | " | $V_{out} = 0$ |