

Case-3: when $S=0, R=1 \Rightarrow S=0, R=0$

When $S=0, R=1 \Rightarrow$

$Q=1, \bar{R}=0 \Rightarrow \bar{R}=1$

\therefore Contradiction if taking place, the output should be complementary of Q .

Taking $S=1, R=1$

from AND gate-1; $S=1, Q=1$

$Q=1, R=1 \Rightarrow R=0$

from this; $S=1, R=1$
 $Q=0, \bar{Q}=0$

Since it is retaining the previous output [Contradiction is taking place].


Case-4: when $S=0, R=0$ forbidden state.

Truth Table of S, R latch:-

S	R	Q	\bar{Q}
0	0	Forbidden state (not used)	
0	1	1	0 (Set state)
1	0	0	1 (Reset state)
1	1	Previous output (Memory)	

3) Ring Counter - It is a circular shift register, in which the value will not left & it is retained in a circular manner.

Mod-6 Ring counter logic diagram:-



Let the initial state is "1000"

After turning all the flip-flops are in positive edge triggered.

Counting Sequence:-

clk	Q_A	Q_B	Q_C	Q_D
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0

Ring counter are used in decade counter.

getting back the initial state.

5)

D flip flop :-

Truth Table :-

clk	D	Q_{n+1}
0	X	Q_n
1	0	0
1	1	1

\therefore characteristic Equation is:

$$Q_{n+1} = D$$

Excitation table :-

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

characteristic truth-table predicts the next state.

Q_n	D	Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

T flip flop :-

Truth Table :-

clk	T	Q_{n+1}
0	X	Q_n (Same)
0	0	Q_n (Same)
1	1	$\overline{Q_n}$ (Toggle)

\therefore characteristic Equation is:-


$$Q_{n+1} = \overline{Q_n} T + T Q_n \Rightarrow Q_{n+1} = Q_n \oplus T$$

Excitation table :-

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

characteristic table:-

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0




clk	0	1	2	3	4	5	6	7	8	9
Q3	0	0	0	0	0	0	0	0	0	0
Q2	0	0	0	0	0	0	0	0	0	0
Q1	0	0	0	0	0	0	0	0	0	0
Q0	0	1	0	0	0	0	0	0	0	0

↓ serial data out.

Let the initial be "1011"
 Assuming all the flipflops are positive edge triggered

10



for $K_1 = Q_3$

Q_1	Q_2	Q_3
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

for $J_2 = \bar{Q}_1$

Q_1	Q_2	Q_3
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

for $K_2 = \bar{Q}_3$

Q_1	Q_2	Q_3
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

for $J_3 = Q_2$

Q_1	Q_2	Q_3
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

for $K_3 = \bar{Q}_1$


Q_1	Q_2	Q_3
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1



Johnson Counter: It is also called as twisted ring counter (2) switch tail counter

→ Mod-8 Johnson Counter / Mod-8 ring counter

Logic diagram



→ Let the initial state is "0000"
→ Returning all flip-flops are positive-edge triggered.

Counting sequence:

clk	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	1	1	1	1
6	0	1	1	1
7	0	0	1	1



→ They are used as decade counter.

1	0	0	1	1
2	0	0	0	1
3	0	0	0	0
4	0	0	0	0

+ getting back the initial state

4) PISO: Unidirectional parallel/serial out

→ data is (B₃-B₀) fed through B₃ to B₀.

→ We have two modes in this case;

load → data is fed parallelly inside

shift → data is shifted via from FFs serially out

→ shift load if a/c is low '0', therefore load if '1', in this case load will feed the data parallelly

→ shift load if a/c is high '1', therefore shift if '1', in this shift will feed the data inside serially.

from Q₃ to Q₀


→ Q₃-MSB & Q₀ is LSB.

6) MOD 6 synchronous up counter -
 ∴ also of state is 6
 ∴ also of flip flop used is 3 ffs
 Let the sequence be;

q_2	q_1	q_0	(0)	(1)	(2)	(3)	(4)	(5)
0	0	0						
0	0	1						
0	1	0						
0	1	1						
1	0	0						
1	0	1						

∴ (6, 7) ⇒ don't care

→ state diagram:-




Excitation Table for JK flip flop:-

Q^+	Q^+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


Excitation Table for Counter:-

Present state		Next state		FFs inputs		
q_2^+	q_1^+	q_2^+	q_1^+	J_1, K_1	J_2, K_2	J_3, K_3
0	0	0	0	0	X	1
0	0	0	1	0	X	X
0	1	0	0	0	X	1
0	1	1	0	0	X	X
1	0	1	0	1	X	1
1	0	1	1	X	0	X
1	1	0	0	X	0	1
1	1	0	1	X	0	X

K-Map:-



4-bit ripple counter



Countable: 1
 → let the initial state is "0000"
 → whenever all the flip-flops are positive edge triggered

Counting sequence:

clk	Q3	Q2	Q1	Q0
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

10
 very good!

→ Ripple counter has a counting sequence
 → During 1st positive edge of clock, Q0=1, & the flip-flop is affected, whereas other flip-flops do not toggle
 → During second edge of clock, Q0=0 & Q1=1 it is input at a clock to flip-flop: flip-flop to flip-flop toggle
 → During third edge of clock, Q0=0 & Q1=0, then flip-flop is toggled
 → During fourth edge of clock, Q0=0 & Q1=1, it is input at a clock to flip-flop: flip-flop to flip-flop toggle