











Internal Assessment Test 3 – Dec 2022



1.Use dataflow description style of Verilog HDL to design 4-bit adder using Carry look ahead logic.

## Example 6-5 4-bit Full Adder with Carry Lookahead

```
module fulladd4 (sum, c_out, a, b, c_in);
          // Inputs and outputs
          output [3:0] sum;
          output c_out;
          input [3:0] a, b;<br>input c_in;
          // Internal wires
          wire p0, g0, p1, g1, p2, g2, p3, g3;
          wire c4, c3, c2, c1;
          // compute the p for each stage<br>assign p0 = a[0] \land b[0],<br>p1 = a[1] \land b[1],
      p2 = a[2] ^ b[2],
      p3 = a[3] ^ b[3];
// compute the q for each stage
assign q0 = a[0] & b[0],
      q1 = a[1] & b[1],
      q2 = a[2] & b[2],
      g3 = a[3] & b[3];
// compute the carry for each stage
// Note that c in is equivalent c0 in the arithmetic equation for
// carry lookahead computation
assign c1 = g0 | (p0 & c in),
      c2 = g1 + (p1 & g0) + (p1 & g0 & g1),c3 = g2 | (p2 & g1) | (p2 & p1 & g0) | (p2 & p1 & p0 & c_in),
      c4 = g3 | (p3 & g2) | (p3 & p2 & g1) | (p3 & p2 & p1 & g0) |
                                (p3 & p2 & p1 & p0 & c \in in);// Compute Sum
assign sum[0] = p0 ^ c_in,
      sum[1] = p1 \sim c1,
      sum[2] = p2 \text{ } c2,sum[3] = p3 \text{ } ^{\circ} c3;// Assign carry output
assign c_ out = c4;
```
endmodule

2. Describe the following statements with an example: initial and always

⚫ Two basic structured procedure statements

always initial

All behavioral statements can appear only inside these blocks

Each always or initial block has a separate activity flow (concurrency)

## Start from **simulation time 0**

Structured Procedures:

initial statement

- Starts at time 0
- ⚫ Executes only once during a simulation
- ⚫ Multiple initial blocks, execute in parallel
	- All start at time 0
	- Each finishes independently

⚫ Syntax:

**initial begin**

// behavioral statements

**end**

```
● Example:
module stimulus;
  reg x, y, a, b, m;
  initial
   m= 1'b0;
  initial
  begin
   #5 a=1'b1;
  #25 b=1' b0; end
initial 
  begin
  #10 x=1'b0;
   #25 y=1'b1;
  end
```

```
initial
   #50 $finish;
endmodule
```
always statement

- Start at time 0
- ⚫ Execute the statements in a looping fashion

```
⚫ Example
```

```
module clock gen(output reg clock);
  // Initialize clock at time zero
  initial
  clock = 1'b0;
  // Toggle clock every half-cycle (time period =20)
  always
  #10 clock = \negclock;
  initial
   #1000 $finish;
endmodule
```
3.What are blocking and non-blocking assignment statements? Explain with examples. Procedural Assignment

- ⚫ It updates the value of reg, integer , real or time variables.
- ⚫ Types of Procedural Assignment :
- Blocking Statement
- Non blocking Statement
- The two types of procedural assignments
	- Blocking assignments
		- O Non-blocking assignments
- Blocking assignments
	- $\circ$  are executed in order (sequentially)
	- $O$  They use = operator
	- Example:

```
reg x, y, z;
reg [15:0] reg_a, reg_b;
integer count;
initial begin
 x=0; y=1; z=1; count=0; 
reg_a= 16'b0; reg_b = reg_a;
 #15 reg a[2] = 1'b1;
 #10 reg_b[15:13] = {x, y, z};
 count = count + 1;end
```
- ⚫ Non-blocking assignments
	- All statements are executed parallely , except the statements with delays specified.
	- They use *<= operator*
	- Example:

```
reg x, y, z;
reg [15:0] reg_a, reg_b;
integer count;
initial begin
 x=0; y=1; z=1;
```
 count=0; reg  $a= 16' b0$ ; reg  $b = reg_a$ ; #15 reg  $a[2] \leq 1'b1;$ #10 reg\_b[15:13]  $\leq$  {x, y, z};  $count \le count + 1;$ end



With syntax explain conditional, branching and loop statements available in Verilog HDL behavioral description

3) repeat Fallend. الدوء أور > Repeats the bloc  $count = 0.5$ repeal (124)<br>
repeal (124)<br>
= Adisplay ("Count = count); Specified<br>
end Count = Count +1;<br>
end Count = Count +1; repeal pear  $\mathscr{E} \setminus \mathscr{L} \to \mathscr{K}$  as let  $\mathscr{C}$  .  $\mathbb{R}$   $\longrightarrow$   $\mathbb{R}$   $\mathbb{R}$   $\mathbb{R}$   $\longrightarrow$ 

forever loop  $\varphi$ Contain, any expectsion does not Until the Afinishis<br>encountered 11 Executes  $A$  1  $N$ regidade Indial  $Clode = 1^1bo?$ forence + # 10 Clodes velock,  $10 - 40$  $\mathcal{O}(\mathbb{R}^n)$  $8.010$  $\sum_{k=1}^n \sum_{j=1}^n \sum_{j=1}^n \sum_{j=1}^n \frac{1}{j!} \sum_{j=1}^n \sum_{j=1}^n \frac{1}{j!} \sum_{j=1}^n \sum_{j=1}^n \frac{1}{j!} \sum_{j=$  $Q_{\rm L} = 1 + 3 + \epsilon^2$ 

Example  $\overline{1}$   $\overline{1}$  $(2)$ Opcode  $a+b$  $0<sup>o</sup>$  $a-b$  $0, 1$  $a*b$  $10$  $a8b$  $\Lambda$  $\sum_{i=1}^{n}$  $\hat{L}$ tobe  $O_{L}$ <sub>1</sub>  $X_{1}$  2 قم Treats Case (op).  $\rightarrow$  $\frac{4}{a+b}$ (1) opcode 007  $21600.1424 + 6$ ;  $a^{\dagger}b$  oi  $y^{\dagger}a-bx$  $10$  $a - b$  $21610: 4=0*6$  $a*b$  $\overline{0}$  $a^t$  bill  $\gamma = a$  e bj  $a8b$  $\mathcal{U}$  $0 \times$   $\sim$ end case.  $(2)$  $\times$  0  $1 \times$  $\frac{1}{\sqrt{2}}$  $\times$  | predet  $80^{10}$  $00$  $\epsilon$ as assign ed  $0<sub>2</sub>$  $(3)$ Z<sub>0</sub> olp # 45 not  $12$  $\hat{v}$ predepende de  $Z$ as arrigined



Case  $\overline{u}$  $\infty$ Same  $O_i|_{IP}$ Ù  $2$ ase  $2$  $(11)$  $z \rightarrow s$  treate  $0\%$  $\alpha$ and don't Case Χo  $(1)$ 02 Valid opera<br>based on<br>2 as  $\frac{z}{z}$ 

5. Define a function to multiply two 4-bit numbers a and b. The output is an 8-bitvalue

```
//ex8-2 multiply
module top:
function [7:0] product;
input_{[3:0]} a, b,
begin
   product = a * b;
end
endfunction
reg [3:0] a,b;<br>reg [7:0] result;
initial
begin
   a=4' d15; b=4' d10;
   result=product(a,b);<br>$display("a x b= $d",result);
end
endmodule
```
6. Create a design that uses the 4-bit full adder. Use a conditional compilation (`ifdef). Compile the fulladd4 with defparam statements if the text macro DPARAM is defined by the 'define statement; otherwise, compile the fulladd4 with module instance parameter values.

A 1-bit full adder FA is defined with gates and with delay parameters as shown below. // Define a 1-bit full adder module fulladd(sum,c\_out,a,b,c\_in); parameter d\_sum=0,d\_cout=0; //I/O port declarations output sum,c\_out; input a,b,c\_in; //Internal nets wire s1,c1,c2; //Instantiate logic gate primitives  $\chi$ or(s1,a,b); and $(c1, a, b)$ ; xor #(d\_sum) (sum,s1,c\_in); //delay on output sum is d\_sum and  $(c2,s1,c$  in); or  $\#(d_out)$  (c\_out,c2,c1); //delay on output c\_out is d\_cout endmodule

Define a 4-bit full adder fulladd4 as shown in example 5-8, but pass the following parameter values to the instances, using the two methods discussed in the book.



a. Build the fulladd4 module with defparm statements to change instance parameter values. Simulate the 4-bit full adder using the stimulus shown is example 5-9. Explain the effect of the full adder delays on the times when outputs of the adder appear. ( Use delays of 20 instead of 5 used in this stimulus. )

b. Build the fulladd4 with delay values passed to instances fa0, fa1, fa2, fa3 during instantiation. Resimulate the 4-bit adder, using the stimulus above. Check if the results are identical.

my answer:

```
// 4-bit full adder
1
\overline{\mathbf{c}}module fulladd4(sum, c out, a, b, c in) ;
3
4
      output [3:0] sum;
5
      output c out;
6
      input [3:0] a,b;
7
      input c in;
```

```
8
\overline{9}wire c1, c2, c3;
10
11
      defparam fa0.d sum=1, fa0.d cout=1,
12
                fat.dsum=2,fat.dcut=2,13
                fa2.d sum=3, fa2.d cout=3,14
                fa3.d sum=4, fa3.d cout=4;15
16
      fulladd fa0 (sum[0], cl, a[0], b[0], c in):
17
      fulladd fal [sum[1], c2, a[1], b[1], c1);
18
      fulladd fa2 (sum[2], c3, a[2], b[2], c2);
19
      fulladd fa3 (sum[3], c out, a[3], b[3], c3);
20
21endmodule
```

```
\mathbf 1// 4-bit full adder
 \overline{c}module fulladd4(sum, c_out, a, b, c_in);
 3
 \,4\,output [3:0] sum;
 {\mathbb S}output c_out;
 6
       input [3:0] a,b;
 \overline{\mathcal{L}}input c in:
 8
 9
       wire c1, c2, c3;
10
11
       /*defparam fa0.d sum=1, fa0.d cout=1,
12
                  fal.d sum=2, fal.d cout=2,
13
                  fa2.d_sum=3,fa2.d_cout=3,
14
                  fa3.d sum=4, fa3.d cout=4; */
15
16
       fulladd \#(.d \text{ sum}(1), .d \text{ cout}(1)) fa0(sum[0], c1, a[0], b[0], c_in);
17
       fulladd \#(.d \text{ sum}(2), .d \text{ cout}(2)) fal(sum[1], c2, a[1], b[1], c1);
18
       fulladd #(.d_sum(3),.d_cout(3)) fa2(sum[2],c3,a[2],b[2],c2);
19
       fulladd \#(.d \text{ sum}(4), .d \text{ cout}(4)) fa3(sum[3], c out, a[3], b[3], c3);
20
21endmodule
```

```
and determining magnetic example and give an example
//ex9-4 ifdef'ifdef DPARAM
module fulladd4 d;
. . .
endmodule
else
module fulladd4 p;
. . .
endmodule
endif
```
7. What is logic synthesis? Explain the basic computer-aided logic synthesis using flow chart also List the problems addressed by automated logic synthesis.

logic synthesis is the process of converting a high-level description of the design into an optimized gate-level representation, given a standard cell library and certain design constraints.

## Figure 14-1. Designer's Mind as the Logic Synthesis Tool



Figure 14-2. Basic Computer-Aided Logic Synthesis Process



• **Impact of Logic Synthesis**

• Logic synthesis has revolutionized the digital design industry by significantly improvingproductivity and by reducing design cycle time. Before the days of automated logicsynthesis, when designs were converted to gates manually, the design process had thefollowing limitations:

For large designs, manual conversion was prone to human error. A small gate missed somewhere could mean redesign of entire blocks.

• The designer could never be sure that the design constraints were going to be met until the gate-level implementation was completed and tested.

• A significant portion of the design cycle was dominated by the time taken to convert a high-level design into gates.

• If the gate-level design did not meet requirements, the turnaround time for redesign of blocks was very high.

- What-if scenarios were hard to verify. For example, the designer designed a block in gates that could run at a cycle time of 20 ns. If the designer wanted to find out whether the circuit could be optimized to run faster at 15 ns, the entire block had to be redesigned. Thus, redesign was needed to verify what-if scenarios.
- Each designer would implement design blocks differently. There was little consistency in design styles. For large designs, this could mean that smaller blocks were optimized, but the overall design was not optimal.
- If a bug was found in the final, gate-level design, this would sometimes require redesign of thousands of gates.
- Timing, area, and power dissipation in library cells are fabrication-technology specific. Thus if the company changed the IC fabrication vendor after the gatelevel design was complete, this would mean redesign of the entire circuit and a possible change in design methodology.
- Design reuse was not possible. Designs were technology-specific, hard to port, and very difficult to reuse.