CMR INSTITUTE OF TECHNOLOGY

USN											
-----	--	--	--	--	--	--	--	--	--	--	--



Internal Assesment Test - II

Sub:	DIGITAL SYSTE	EM DSESIO	SN					Cod	e:	18EE	235
Date:	25/01/2022	Duration:	90 mins	Max Marks:	50	Sem:	3 rd	Brar	nch:	EE	Е
		An	swer Any	FIVE FULL	Questic	ns					
									Mark	cs Ol	BE RBT
	Explain the operation a timing diagram.	of the SR la	atch acting	g as a switch d	lebounc	er with	the ho	elp of	10	CO3	L2
	Convert a JK flip-flop procedures and diagram		op D flip-	flop and SR f	ip-flop	with ne	cessa	ry	10	CO3	L2
f	Explain the working function table, logic stace around condition	symbol and	iming dia	gram along w	ith wav	eforms.		t is	10	CO3	L2
	With a neat logic diagler and a 4:1 MUX.	-			_		g D-fl	ip-	10	CO3	L2

P.T.O

CCI

CMR
INSTITUTE OF
TECHNOLOGY

|--|



Internal Assesment Test - II

Sub:	: DIGITAL SYSTEM DSESIGN Cod								e:	18EE	235	
Date:	25/01/2022	Duration:	90 mins	Max Marks:	50	Sem:	3 rd	Brar	nch:	EE	Е	
	Answer Any FIVE FULL Questions											
									Mark	Ol	BE	
									wan	CO	RBT	
1	Explain the operation	of the SR la	atch actin	g as a switch d	ebounc	er with	the h	elp of	10	CO3	L2	
	a timing diagram.											
	Convert a JK flip-flop procedures and diagram		op D flip-	-flop and SR fl	ip-flop	with ne	ecessa	ry	10	CO3	L2	
3	Explain the working	of a master s	slave JK f	lip-flop with a	neat lo	gic diag	gram,		10	CO3	L2	
	function table, logic s	symbol and t	iming dia	agram along wi	ith wav	eforms.	What	t is				
1	race around condition	n? How to o	vercome 1	race around co	ndition	?						
4	With a neat logic diag	gram, explai	n the 4-bi	it universal shi	ft regis	ter using	g D-fl	ip-	10	CO3	L2	
1	flop and a 4:1 MUX.	Write a mod	de control	and register o	peratio	n.						

5	esign a synchronous counter with counting sequence 0,2,6,1,3,7,0 using JKFF	10	CO3	L3
6	Design a Mod 10 ripple counter using JK flip-flop and Differentiate synchronous and asynchronous counter.	10	CO3	L3

5	Design a synchronous counter with counting sequence 0,2,6,1,3,7,0using JKFF	10	CO3	L3
6	Design a Mod 10 ripple counter using JK flip-flop and Differentiate synchronous and asynchronous counter.	10	CO3	L3

2.

soln: - push button switches are used in the digital system for interfacing. When mechanical sneitenes such as toggle sneitenes on push buttons are sweitched from one position to the other, several make and break operations occur at the second position called switch bounce. Thus, treading taken during period may be faulty. => Let us assume, when the whileh from Y to X, the voltage across . Y becomes tero. However; when it touches . X, several make and break hoppens due to the spring like nature of switch. A similar action takes place when the switch moves from JO Y bouncing

3.11.4 JK Flip-Flop to T Flip-Flop

The excitation table for above conversion is as shown in Table 3.11.5.

Input	Present state	Next state	Flip-flop inputs		
T	Q_n	Q _{n+1}	$J_{\mathbf{A}}$	K _A	
0	0	0	0	Х	
0	1	1	X	0	
1	0	1	1	X	
1	11	0	X	1	




Fig. 3.11.8

Fig. 3.11.9 JK to T flip-flop convento

3/115 JK Flip-Flop to D Flip-Flop

The excitation table for above conversion is as shown in the Table 3.11.6.

Input	Present state	Next state	Flip-flop	inputs
D	Qn	Q_{n+1}	J	K
0	0	0	0	X
0	1	0	X	1
1	0	1	1	X
1	1	1	x	0

Table 3.11.6

K-map simplification





Fig. 3.11.10



 $K = \overline{D}$

Logic diagram





Fig. 3.11.11 JK to D flip-flop conversion

3.11.8 JK Flip-Flop to SR Flip-Flop


The excitation table for above conversion is as shown in Table 3.11.10.

Inputs		Present state	Next state	Flip-flop inputs	
s	R	Qn	Q _{n+1}	J	K
0	0	0	0	0	х
0	0	1	1	х	0
0	1	0	0	0	X
0	1	1	0	Х	1
1	0	0	1	1	X
1	0	1	1	х	0
1	1	0	×	X	X
1	1	1	x	X	×

Table 3.11.10 Excitation table for JK to SR conversion




The Master-slave JK Flip-flop is borically a combination of two JK Flip flops connected a combination of two JK Flip flops connected to gether in series configuration. Out of these, together in series configuration. Out of these, acts as one acts as the "Master" and another acts as one acts as the "Master" and another flip-flop "Slave". The output from the Master flip-flop is connected to the slave is connected to the flip flop reshore outputs are feedback to the flip flop reshore outputs are freedback to the clock in fight, Master with pulse. When clock is high, Master with be activated.



As shown in the above Figure, close signal is connected to the Marker Flip flop, but it is connected through an inverter to the slave Flip-flop Therefore, the imfortunation present at the J and K inputs in transmitted to the output of Marker flip-flop on the positive clock pulse and it is held there until the negative clock pulse occur, after which it is allowed to pass through the output of slave Flip-flop

ease - I -uchen Je 1 and K=0, the Master sets on the positive clock the high Geoutput of the matter drives the J Input of the slave, so at negative clock slave sets, expying the action of the Market the positive clock. The Kigh The onlyest of the Case: II master goes to the K imput of the slave. Thus, at the negative clock clove nevers, again empling the action of the master. CORR - III when J= K= 1, marter toggles on the positive clock and slave thon, eoples the output of master on the negative clock. when J= K=0, the output of master remains COSE : - TY some at the positive clock pulse. Thus the output of slave also nemains same at the negative clock pulse the Truth Table is given below Bn+1 CLK K J On (we change) 0 51 O (Reset) 1 0 1 (50\$) 0 1 En (Toggle) 1



→ 9+ consists of 4 flipflops and 4 Multiplexers. The Ments
four Multiplexers have two common select inputs
s1 and s0. and they select appropriate input for
D flip-flop. The below table shows the negister
operation depending on the select lines of multiplexer.


Register Operation	Mode Control		
Operation	SD	SI	
No change	0	0	
shift Right	1	0	
Shift Left	0	1	
parallel Load	1	1	

> When \$150 = 00, input 0 is selected and the present value of the negister is applied to the D inputs of the flip-flops. This mesults no change in Register value

→ when 5,50 = 01, input 1 is selected and circuit connections are such that it operates as a right shift Register.

Then 5,50 = 10, input 2 is selected and eircuit connections are such that it operates as a left shift Register.

→ Finally when SiSo = 11, the binary information on the parallel input lines is transferred into the negister simultaneously and it is a parallel load operation.



Qa	de	d.	Qo.	Ruit
0	0	0	0	1
0	0	0	١	١
0	0	1	0	1
0	O	1	1	١
D	Ф	O	0	1
0	Φ	0	1	1
0	1	4	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	t	1
1	O	1	0	0
1	. 0	1	2	0
1	ф	0	Ċ	0
l	1	0	1	0
1	1	1	C	0
)	1	1	1	10

0000	00	01	11	10
1	1:11	-	0	1
90 01	+	-	0	1
cgo 11	+-		0	0
Qc40 10	1	1	0	0
Res	ict =	0 4	·, +	ās ā

