U	SN SN	E CARRINGTION OF THE PROPERTY	S CA	ARIT						
	Internal Assessment Test 4– March 2022	ACCREDITED	WITH A+ GRAI	DE BY NAAC						
Sub	e: Analog and Digital Electronics Sub Code: 18CS33	Branch	ISE							
Da	tte: 21/03/2022 Duration: 3 Hrs Max Marks: 100 Sem/Sec: III / A, B and	C	Ol	BE						
	Answer any FIVE FULL Questions MARK									
1	Module 1,5	10	CO1	L2						
1	a With a neat circuit diagram and mathematical analysis explain voltage divider bias circuit by approximate analysis			L/Z						
	b Explain the construction, working and characteristics of photodiode.	10	CO1	L2						
	or	- 10	000							
2	a Explain Analog to Digital and Digital to Analog converter with an example.	10	CO2	L2						
	b Write a note on Ring counter and Johnson counter.	10	CO4	L2						
	Module 1,2		II .							
3	a Explain current to voltage converter and adjustable voltage regulator.	10	CO1	L2						
	b Solve S=F (A, B, C, D) = Σ m (2,3,4,5,13,15) + Π d (8, 9, 10, 11) using MEV to get minimum SOP expression.	10	CO3	L3						
	or		1							
4	a With neat sketch, explain the working principle of SISO shift register.	10	CO4	L2						
	b With the help of state graph, state transition tables and timing diagram explain sequential parity checker.	10	CO4	L2						
	Module 5									
5	a Solve S= F (A, B, C, D) = Σ m (0,1,4,8,9,10) + d (2,11) using K map to get minimum SOP expression.	10	CO3	L3						
	b Find the minimum SOP for the function f (a, b, c, d) =∑m (0, 1, 2, 5, 6, 7, 8, 9, 10, 14) using Quine-McCluskey method. Determine prime implicants.	10	CO3	L3						
	or									
6	a With a block diagram explain the working of 4-bit parallel adder with accumulator.	10	CO4	L2						
	b Design mod 5 counter using JK flip flops	10	CO4	L3						
7	Module 1,5 a With a neat diagram and waveform, explain the working principle of astable	10	CO1	L2						
/	multi vibrator using IC 555 timer.									
	b Explain how 4 bits register with data, load, clear and clock input is constructed using D flip flops.	10	CO4	L2						
	or									
8	a Design 3-bit synchronous binary counter using transition table of T flip flop.	10	CO4	L3						
	b Using a 741 op-amp with a supply of 12V, design inverting Schmitt trigger circuit to have trigger points of ±2V	10	CO1	L3						
	Module 1,5									
9	a With hysteresis characteristics explain the working of Inverting Schmitt Trigger circuit.	10	CO1	L2						
	b Construct a 2 nd order high pass filter with neat sketch and write its response curve	10	CO1	L3						
	or		1							
10	a Design a random counter using T FF whose transition is $0 \longrightarrow 4 \longrightarrow 7 \longrightarrow 2 \longrightarrow 3 \longrightarrow 0$	10	CO4	L3						
	b With an example explain Petrik's method.	10	CO3	L2						
	<u> </u>		1							

USN



MARKS

Internal	Assessmen	t Tect / _	March	2022
IIIIeiiiai	ASSESSIIICH	i 168i4 –	viaicii	ZUZZ


Sub: Analog and Digital Electronics					Sub Code:	18CS33	Branch:	ISE	
Date:	Date: 21/3/2022 Duration: 180 min's Max Marks: 100				Sem/Sec:	III / A, B and	С		OBE

a. With a neat circuit diagram and mathematical analysis explain voltage divider bias circuit by approximate analysis

Answer any FIVE FULL Questions

Solution:

Voltage divider bias is the most stable of the three basic transistor biasing circuits. A voltage divider circuit is shown in the following Figure.



There is an emitter resistor R_E connected in series with Emitter terminal, so that the total dc load in series with the transistor is $(R_C + R_E)$. Resistors R_1 and R_2 constitutes a voltage V_B .

Applying KVL to the loop V_{CC}, R₁, and R₂, we get;

$$V_{CC} - I_1 R_1 - I_2 R_2 = 0$$
 Or, $I_1 R_1 + I_2 R_2 = V_{CC}$ (5)

We have: $I_1 = I_2 + I_B$

Voltage divider bias circuits are normally designed to have a voltage divider current I_2 very much greater than transistor base current I_B . i.e., $I_2 >> I_B$. Hence, $I_1 \approx I_2$ -------(6)

Using 6 in 5;
$$I_2R_1 + I_2R_2 = V_{CC}$$
 i.e., $I_2(R_1 + R_2) = V_{CC}$ Or, $I_2 = (V_{CC})/(R_1 + R_2)$

 V_B is the voltage across R_2 . i.e., $V_B = I_2 R_2$ Or, $V_B = (V_{CC} * R_2) / (R_1 + R_2)$

 V_E is the voltage across R_E . i.e., $V_E = I_E R_E$

Applying KVL to the base-emitter loop; $V_B - V_{BE} - V_E = 0$ i.e., $V_{BE} = V_B - V_E$

Or,
$$V_E = V_B - V_{BE}$$
 i.e., $I_E R_E = V_B - V_{BE}$ Hence, $I_E = (V_B - V_{BE}) / R_E$

Applying KVL to the collector-emitter loop; $V_{CC} - I_C R_C - V_{CE} - I_C R_E = 0$ $[I_E \approx I_C]$


i.e.,
$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

b. Explain the construction, working and characteristics of photodiode	10	CO1	L2
Solution:			

Working Principle:


When the conventional diode is reverse biased, the depletion region starts expanding and the current starts flowing due to minority charge carriers. With the increase of reverse voltage, the reverse current also starts increasing. The same condition can be obtained in photodiode without applying reverse voltage.

The following Figure shows photo diode bias symbol. The junction of Photodiode is illuminated by the light source; the photons strike the junction surface. The photons impart their energy in the form of light to the junction. Due to which electrons from valence band get the energy to jump into the conduction band. This leaves positively charged holes in the valence band, so producing 'electron-hole pairs' in the depletion layer. Some electron-hole pairs are also produced in P and N layers, but apart from those produced in the diffusion region N layers, most will be re-absorbed within the P and N materials as heat. The electrons in the depletion layer are then swept towards the positive potential on the cathode, and the holes swept towards the negative potential on the anode, so creating a photo current. In this way, the photodiode converts light energy into electrical energy.



V-I Characteristics of Photodiode:


The characteristics curve of the photodiode can be understood with the help of the following Figure. The characteristics are shown in the negative region because the photodiode can be operated in reverse biased mode only.



a. Explain Analog to Digital and Digital to Analog converter with an example **Solution:**

Binary Weighted Resistor DAC:

The following Figure shows binary weighted resistor DAC circuit using n-electronic switches to control the binary inputs b_1, b_2, \ldots, b_n .



When the switch is ON; $I = \frac{V_R}{R}$

When the switch is OFF; I = 0.

Due to very high input impedance of Op-Amp, the total current I will flow through R_i . The total current trough R_f is; $I = I_1 + I_2 + I_3 + ... + I_n$

$$= \frac{V_R}{2^1 R} b_1 + \frac{V_R}{2^2 R} b_2 + \frac{V_R}{2^3 R} b_3 + \dots + \frac{V_R}{2^n R} b_n$$

$$= \frac{V_R}{R} [b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3} + \dots + b_n 2^{-n}]$$

The output voltage is; $V_0 = -I_i R_i$


$$i.e.\,,V_0=\frac{-V_R}{R}R_f[b_12^{-1}+\ b_22^{-2}+\ b_32^{-3}+\ ...+b_n2^{-n}]$$

If
$$R_{\ell} = R$$
;

Or,
$$V_0 = -V_R[b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3} + ... + b_n 2^{-n}]$$


Successive Approximation type ADC:

The following Figure shows successive approximation ADC



At the start of conversion cycle, start conversion terminal is made high. On the first clock pulse, the output of the SAR is made 1000. The DAC produces an analog voltage (V_n) proportional to 1000. This analog voltage is compared with input analog signal (V_m) .

If $V_{in} > V_{an}$ the comparator output will be high and SAR keeps Q3 high. On the other hand, if $V_{in} < V_{an}$, then the comparator output becomes low and SAR resets Q3 to low. If $V_{in} > V_{an}$, SAR follows the upward path in code tree and if $V_{in} < V_{an}$, SAR follows downward path.




L2

b. Write a note on Ring counter and Johnson counter.

Solution:

Working of Ring Counter

Ring counter's state needs to be set before the operation. Since ring counter circulates 1 through all stages, and there are no external inputs except the clock signal. So we need to set its state to initial state 1000 manually. We need to set the first stage flip-flop and clear the rest of the stages to obtain the state 1000. The preset input pin is designed to do this function. The schematic of ring counter is given below:



First, we need to set the initial state 1000 through preset input.

Whenever the first clock edge hits the counter the outputs of each stage shifts to the next succeeding stage. And the output of the last will shift to the first stage making the state 0100.


Upon next clock cycle, each stage will update its state according to its input. So the '1' will be shifted to the third stage making the state 0010. Upon another clock cycle, the '1' will reach the last stage making the 0001.

Now upon next clock cycle, '1' from the last stage (flip-flop) will shift back to the first stage making the initial state 1000. And it starts again from the first state repeating itself considering the clock signal is provided. This is how the data inside the ring counter circulates in the ring.

Ring counter divides the frequency of the clock signal by 'n'. n is the bit size of the ring counter. So ring counter can be used as a frequency divider.

Johnson Counter Schematic Design

The schematic of 4-bit Johnson counter consists of 4 D-flip flops or 4 JK-flip flops. These flip-flops are connected with each other in cascade setup. The output of each flip-flop is connected with the input of the succeeding flip-flop. The complemented output of the last flip-flop is connected with the input of the first flip-flop. The Same clock input is connected with all flip-flops. There is clear input for resetting the state to default 0000. Johnson counter's schematic design is given below.



Working of Johnson Counter

The default state of Johnson counter is 0000 thus before starting the clock input we need to clear the counter using clear input.

Whenever a clock edge hits the counter the output of each flip-flop will transfer to the next stage (flip-flop) but the inverted output of the last flip-flop will shift to the first stage making the state 1000.

Upon next clock cycle, another '1' will stack in from the left side as the inverted output of the last stage will be shifted to the first stage.

On next clock cycle, another '1' will add in from left until the state becomes 1111.

Now that the last flip-flop's output is '1', the next clock cycle will shift the invert of the last flip-flop which is '0' into the first flip-flop. It will result in stacking '0' from the left side. This stacking of the first 0 will make the state 1111 into 0111.


The next coming clock cycles will stack in 0's from the left making the states 0011, 0001 & 0000 with each clock cycle. Eventually, it reaches its default state and it starts from the beginning again.

CO₁

a. Explain current to voltage converter and adjustable voltage regulator. **Solution:**

CURRENT TO VOLTAGE (C TO V) CONVERTER:

Consider the simple Op-Amp circuit to convert I to V, as shown in the following Figure.



Since, current through the Op-Amp is negligible; $I_S = I_f$


$$I_s = I_f = \frac{V_B - V_0}{R_f}$$

By virtual ground concept; as node A is grounded, node B will be virtually grounded. Therefore, $V_B = 0$. Therefore,

$$I_S = \frac{-V_0}{R_f} \quad Or, \quad V_0 = I_S R$$

Thus, output is proportional to the input current I_s , and the circuit works as I to V converter.


LM317 is a classic example of positive adjustable voltage regulator, whose output voltage can be varied over a range of 1.2 V to 57 V. LM337 is an example of negative adjustable voltage regulator. LM337 is actually a compliment of LM317 which are similar in operation and design with the only difference being polarity of regulated output voltage.




Connection of LM317 Adjustable Voltage Regulator

The resistors R_1 and R_2 determine the output voltage V_{out} . The resistor R_2 can be adjusted to get the output voltage in the range of 1.21 V to 57 V. The output voltage is given by;


$$V_{out} = V_R (1 + R_2/R_1) + I_{ADJ}R_2$$






0 0000 / 1 0001 / 2 0010 / 8 1000 /	Stage 2 Minterms a b c d 0, 1 000- 0, 2 00-0 0, 8 -000 1, 5 0-01	Stage 3 Minterms a bod 0, 1, 8, 9 -00- 0, 2, 8, 10 -0-0 0, 8, 1, 9 -00- 0, 8, 2,10 -0-0		
5 0101 / 6 0110 / 9 1001 / 10 1010 / 7 0111 / 14 1110 /	1, 9 -001 \(\sigma \) 2, 6 0-10 \(\sigma \) 2, 10 -010 \(\sigma \) 8, 9 100- \(\sigma \) 8, 10 10-0 \(\sigma \) 5, 7 01-1	2, 6, 10, 14 10 2, 10, 6, 14 10		
	6, 7 011- 6, 14 -110 \(\square\) 10, 14 1-10 \(\square\)			
Prime implicant chart: Prime Implecants	0 1 2 5 6 7	8 9 10 14		
(0, 1, 8, 9) b'c' (0, 2, 8, 10) b'd'	* * *	* *		
(2, 6, 10, 14) cd' (1, 5) a'c'd	* * *	* ×		
(5, 7) a'bd (6, 7) a'bc	× ×			
f = b'c' + cd' -	COLD STREET STREET			
a. With a block diagram e accumulator Solution:	xplain the working of	4-bit parallel adder with	10	CO4
a. With a block diagram enceumulator Solution: Parallel Adder with Accumula In computer circuits, it is frequen	xplain the working of or: tly desirable to store one num	per in a register of flip-flops (called an	10	CO4
n. With a block diagram e accumulator Solution: Parallel Adder with Accumula In computer circuits, it is frequer accumulator) and add a second n	xplain the working of or: tly desirable to store one numumber to it, leaving the result	per in a register of flip-flops (called an	10	CO4
i. With a block diagram e accumulator solution: Parallel Adder with Accumula In computer circuits, it is frequent accumulator) and add a second in One way to build a parallel adder	xplain the working of or: tly desirable to store one numumber to it, leaving the result	ber in a register of flip-flops (called an stored in the accumulator, a register to the adder as shown in the		CO4
a. With a block diagram enccumulator Solution: Parallel Adder with Accumula In computer circuits, it is frequent accumulator) and add a second in One way to build a parallel adde	xplain the working of or: tly desirable to store one numumber to it, leaving the result	ber in a register of flip-flops (called an stored in the accumulator.	ator	CO4

							_						1	1	
			-		_					-		accumulator			
	flip-flops on the rising clock edge. If $s_i = 1$, the next state of flip-flop x_i will be 1. If $s_i = 0$, the next														
	of flip-flop x_i will be 0.Thus, $x_i^+ = s_i$, and if $Ad = I$, the number X in the accumulator is replaced with											aced with the			
	sum of X and Y, following the rising edge of the clock.														
												of identical			
									flip-flo	pp. Cell	i, which	has inputs c_i			
	v _i and out									one :					
			-									omplished in			
												inputs on the			
		-				-						n the normal			
					-			-				ect either the extra step of			
	ing the a			-					is woul	a ciiiiiii	ate the t	extra step of			
								nexity.							
	sign m	od 5 c	counter	rusing	JK fl	ip flop	S.						10	CO4	L3
Soluti															
Step	1:														
Dete	rmine th	ne numb	oer of fli	p flop n	eeded										
Flip f	lop requ	uired are	е												
$2^n \ge$	$\geq N$														
Mod	5 hence	N=5													
$\therefore 2^n$	$\geq N$														
	≥ 5														
N =	3 i.e.	3 flip f	lop are	requir	red										
Step	2:														
-200	of flip fl	lon to h	e used:	IK flin f	lon										
Step	eren arateren	iop to b	e asea.	or mp n	юр										
	citation	table fo	r IV flin	flon											
59	Citation	table lo	152	152						t er					
Q_n			Q_{n+1}				J			K					
0			0				0			×					
0			1				1			×					
1			0				×			1					
Now, w	ve can de	rive excit	ation tab	le for cou	ınter usir	ng above t	table as	follows:							
2) Excit	tation tab	le for cou	unter												
Dres	ent stat	P	Next	state				Flip fl	on Inn	ııt.		1			
Q _c	Q _B	Q _A	Q _{C+1}	_	Q_{A+1}	Jc	Kc	J _B	K _B	JA	Ka				
0	0	0	0	0	1	×	0	0	×	1	×				
0	0	1	0	1	0	×	1	1	×	×	1				
0	1 1	0	0	0	0	×	×	×	0	1	1 ×	_			
1	0	0	0	0	0	1 ×	× 0	× 0	×	0	×				
1	0	1	×	×	×	×	×	×	×	×	×				
1	1	0	×	×	×	×	×	×	×	×	×				
1	1	1	×	×	×	×	×	×	×	×	×				





To understand the operation, let us divide the circuit operation into two time interval T_{ON} and T_{OFF} .

ON time operation

At t = 0, the voltage on the capacitor V_{CC} = 0, the same capacitor voltage is applied to both trigger point of lower comparator and threshold point of upper comparator. As capacitor voltage V_C = 0, which is less 1/3 V_{CC}, the output of lower comparator goes high (Q

= 1) and Q = 0. This

OFF time operation:

- As soon as V_C exceeds 2/3 V_{CC}, the upper comparator output goes high and it will set the SR FF.
 i.e., S = I and R = 0 and Q = I and Q = 0. This will turn on transistor T, and output at pin (3) goes low.
- Now, the capacitor discharges through R_B, and through transistor T. The discharge time (also called off time (T_D); and it depends on the values of R_B and C. When capacitor voltage is V_C = 1/3 V_{CC}, lower comparator output goes high.
- This process of charging and discharging is continuous and hence circuit oscillates. The schematic diagram and waveforms are as shown in the Above Figure.

10


CO₄

L2

b. Explain how 4 bits register with data, load, clear and clock input is constructed using D flip flops

Solution:

Several D flip-flops may be grouped together with a common clock to form a register (SEE THE FOLLOWING Figure). Since each flip-flop can store one bit of information, this register can store four bits of information. This register has a load signal that is ANDed with the clock.




(a) Using gated clock

When Load = 0, the register is not clocked, and it holds its present value. Load = 1, the clock signal (Clk) is transmitted to the flip-flop clock inputs and the data applied to the D inputs will be loaded into the flip-flops on the falling edge of the clock.

For example, if the Q outputs are 0000 (Q3 = Q2 = Q1 = Q0 = 0) and the data inputs are 1101 (D3 = 1, D2 = 1, D1 = 0) and D0 = 1), after the falling edge of clock, Q will change from 0000 to 1101 as indicated in the above Figure (The notation $0 \rightarrow 1$ at the flip-flop outputs indicates a change from 0 to 1).

The flip-flops in the register have asynchronous clear inputs that are connected to a common clear signal, ClrN. The bubble at the clear inputs indicates that a logic 0 is required to clear the flip-flops. ClrN is normally 1, and if it is changed momentarily to 0, the Q outputs of all four flip-flops will become 0.


10 8 a. Design 3-bit synchronous binary counter using transition table of T flip flop. **Solution:** Synchronous Binary Counters Using T Flip-Flops; Consider the following Figure, a binary counter using three T flip-flops to count clock pulses. Synchronous **Binary Counter** All the flip-flops change state a short time following the rising edge of the input pulse. The state of the counter is determined by the states of the individual flip-flops; for example, if flip-flop C is in state 0, B in state 1, and A in state 1, the state of the counter is 011. Initially, assume that all flip-flops are set to the 0 state. When a clock pulse is received, the counter will change to state 001; when a second pulse is received, the state will change to 010, etc. The sequence of flip-flop states is CBA = 000, 001, 010, 011, 100, 101, 110, 111, 000, . . . Note that, when the counter reaches state 111, the next pulse resets it to the 000 state, and then the sequence repeats. Present State **Next State** Flip-Flop Inputs State Table for Binary 1 0 Counter 1 0 0 0 0 0 0 1 $Q \rightarrow Q_{n+1}$ 0 0 0 1 1 1 0 1 1 State Diagram Characteristic Table **Excitation Table** b. Using a 741 op-amp with a supply of 12V, design inverting Schmitt trigger 10 CO1 L3 circuit to have trigger points of $\pm 2V$ **Solutions:** Given: $V_{cc} = \pm 12 \text{ V}$, LTP = -2 V $C_2 \ge C_{B(\text{max})}$, $Let C_2 = 50 \text{ } \mu\text{A}$, $VR_2 = UTP = +2 \text{ V}$ $R_2 = \frac{V_{R_2}}{I_2} = \frac{2}{50 \times 10^{-6}} = 40 \text{ k}\Omega$ $R_2 = 40 \text{ k}\Omega$



b. Construct a 2 nd order high pass filter with neat sketch and write its res	sponse	10	CO4	L2
curve				
Solutions:				

Second Order High-Pass Filter:

A first order high-pass filter can be converted into a second order high-pass filter by using an extra RCnetwork in the input side. The frequency response of second order high-pass filter is same as the first order high-pass filter except that the gain at the stop band rolls off at the rate of 40 dB/decade.



The cut-off frequency is given by: $f_L = \frac{1}{2\pi\sqrt{R_2R_3C_2C_3}}$.


0 If
$$R_2 = R_3 = R \& C_2 = C_3 = C$$
; then $f_L = \frac{1}{2\pi RC}$

Pass band gain is given by: $A_F = 1 + \frac{R_f}{R_1}$

a. Design a random counter using T FF whose transition is

$$0 \longrightarrow 4 \longrightarrow 7 \longrightarrow 2 \longrightarrow 3 \longrightarrow 0$$

Solutions:



	C	В	A	C	B	A
State Table	0	0	0	1	0	0
	0	0	1	_	-	-
	0	1	0	0	1	1
	0	1	1	0	0	0
	1	0	0	1	1	1
	1	0	1	_	_	_
	1	1	0		-	-

Pass band


Frequency

10

CO4


L23

Using T Flip Flop



Pre	esent St	ate	N	lext Sta	te	Flip	Flop Ir	puts
C	В	A	\mathbf{C}^{+}	\mathbf{B}^{+}	A^{+}	T_C	T_{B}	T_A
O	О	О	1	О	О	1	О	О
O	О	1	-	-	-	x	x	x
O	1	О	О	1	1	О	О	1
O	1	1	O	O	O	О	1	1
1	0	О	1	1	1	О	1	1
1	О	1	-	=0	-	x	x	x
1	1	О	-	-	-	x	x	x
1	1	1	0	1	О	1	О	1

Using T Flip Flop




\	ВА	ВА	ВА	ΒA
c	0 ,	X	1 3	0 2
с	1 ,	X	0,	X

\	BA	BA	ВА	BA
c	0 0	X	1 ,	1,
c	1	Х	1	Х

$$T_C = C'B' + CB$$

$$T_B = C'A + CB'$$

$$T_A = C + B$$



 $P = P_1 P_4 P_5 + P_1 P_2 P_5 P_6 + P_2 P_3 P_4 P_5 + P_1 P_3 P_4 P_6 + P_2 P_3 P_6$

or rows P_2 , P_3 , and P_6 . F = a'b' + bc' + ac

The two solutions with the minimum number of prime implicants are obtained by choosing rows P1, P4, and P5