

18CS33

 $(06 Marks)$

Module-4

- What are the three different models for writing a module body in VHDL? Give example for a. $(06$ Marks) any one model. $(08 Marks)$
	- Derive characteristic equation for JK, T, D and SR flip flop. b.
	- Give VHDL code for 4:1 multiplexer using pentitional assign statement c.

OR

- Using structural model, write VHDL code for Half Adder. $(06$ Marka) Derive the excitation table for JK and SR flip flop. How SR flip flop is converted to T flip $\mathbf{\hat{x}}$ \mathbf{a} . b. flop? $(06 Marks)$
	- With logic diagram, explain JK flip flop. c.

7

Module-5

- Define counter. Design synchronous counter for the sequence 0, 4, 1, 2, 6, 0, 4 using JK 9 a. What is shift register? With a neat diagram, explain 4 bit parallel in serial out shift register. $(08$ Marks)
	- b. $(04 Marks)$ Write a note on sequential parity checker. c.
- OR $(06 Marks)$ With a neat diagram, explain ring counter. Design and implement MOD 5 synchronous counter using JK flip-flop. Explain with timing 10 a. b. diagram. $(06 Marks)$
	- Write a note on parallel adder with accumulato c.

@ 8 (a, b, c d) = En (1,2, 3 F, 6, 7, 11, 11, 13, 14, in \Rightarrow cd + $f(x, b, c, d)$: $a^{1}c + a^{1}d + ab + cd$ = a^{\dagger} ($c+d$) + ek + ed . c. For the below expression, draw the logic diagram using AOI logic for 8 minimal sum. Obtain minimal sum using K-map dressmon ering Api Logic AND/OR/RNT /10g/C 5 a. What is hazard? List the types of hazards. Explain static 0 and static 1 hazard. 6 CO4 L2**Solution: HAZARDS & HAZARD COVERS**
• The unwanted switching transient that may appear at the output of a circuit are called **hazards.**
• The nazards cause the circuit to malfunction.
• The main cause of hazards is the different pro • Here we consider, 1) Static-1 hazard 2) Static-0 hazard & 3) Dynamic hazard.
 STATTC-1 HAZARD

• In a combinational circuit, if output goes momentarily 0 when it should remain a 1, the hazard is
 known as static-1 ha $\begin{aligned} \tau_1 &= \text{NOT gate delay} \\ \tau_2 &= \text{OR gate delay} \end{aligned}$ $\begin{picture}(120,115) \put(0,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150}} \put(15,0){\line(1,0){150$ $\frac{1}{5}$ $\frac{5}{1}$ $\mbox{(a)}$ Figure 3.34: Static-1 hazard


```
6 CO5 L2 
8 a. Using structural model, write VHDL code for Half Adder.
  Solution:
          library ieee;
          use ieee.std logic 1164.all;
          entity half adder is
                                                                    -- Entity declaration
           port (a, b: in std_logic;
               sum, carry_out: out std_logic);
          end half adder;
          architecture structure of half adder is -- Architecture bo
          component xor_gate
                                                               -- xor component decla
               port (i1, i2: in std_logic;
                  ol: out std logic);
             end component;
            component and gate
                                                                   -- and component decla
               port (i1, i2: in std_logic;
                  ol: out std_logic);
             end component;
         begin
              ul: xor_gate port map (i1 => a, i2 => b, o1 => sum);
              u2: and gate port map (i1 => a, i2 => b, o1 => carry out);
          -- We can also use Positional Association
                 \Rightarrow ul: xor_gate port map (a, b, sum);
          ---\Rightarrow u2: and gate port map (a, b, carry out);
          end structure;
                                                                                                                     8 CO5 L2 b. Derive the excitation table for JK flip flop and SR flip flop. How SR flip flop 
           is converted to T flip flop.
  Solutions:
                         Present
                                        Next
                           state
                                        state
           \mathbf{s}\mathbf R\mathbf{Q_{n}}\mathbf{Q}_{\mathbf{n}+\mathbf{1}}\mathbf{Q_{n}}Q_{n+1}\mathbf{s}\overline{\mathbf{R}}\mathbf{o}\mathbf{o}\mathbf{o}\mathbf{o}\mathbf{o}\mathbf{o}\mathbf 1\mathbf{1}\mathbf{o}\circ\circ\mathbf x\mathbf{o}\mathbf 1\circ\mathbf{o}\mathbf{o}\mathbf 1\mathbf{1}\circ\circ\mathbf 1\mathbf 1\circ\mathbf{1}\circ\circ\mathbf{1}1\,\mathbf{o}\circ\mathbf{1}\circ\mathbf 1\mathbf{1}\mathbf x\mathbf 1\mathbf{o}\mathbf 1\mathbf{1}Excitation table of SR flip flop
            \mathbf{1}\mathbf 1\bullet\bar{\mathbf{X}}Invalid states
           \mathbf 1\mathbf{1}\mathbf 1\bar{\mathbf{x}}
```


In SR flip flop, both the inputs 'S' and 'R' are replaced by two inputs J and K. It means the J and K input equates to S and R, respectively.

The two 2-input AND gates are replaced by two 3-input NAND gates. The third input of each gate is connected to the outputs at Q and Q'. The cross-coupling of the SR flip-flop permits the previous invalid condition of $(S = "1", R = "1")$ to be used to produce the "toggle action" as the two inputs are now interlocked.

If the circuit is "set", the J input is interrupted from the "0" position of Q' through the lower NAND gate. If the circuit is "RESET", K input is interrupted from 0 positions of Q through the upper NAND gate. Since Q and Q' are always different, we can use them to control the input. When both inputs 'J' and 'K' are set to 1, the JK toggles the flip flop as per the given truth table.

Truth Table:

Parallel-in to Serial-out (PISO) Shift Register

The Parallel-in to Serial-out shift register acts in the opposite way to the serial-in to parallel-out one above. The data is loaded into the register in a parallel format in which all the data bits enter their inputs simultaneously, to the parallel input pins P_A to P_D of the register. The data is then read out sequentially in the normal shift-right mode from the register at Q representing the data present at PA to P_D.

This data is outputted one bit at a time on each clock cycle in a serial format. It is important to note that with this type of data register a clock pulse is not required to parallel load the register as it is already present, but four clock pulses are required to unload the data.

4-bit Parallel-in to Serial-out Shift Register

Write a note on sequential parity checker. **Solutions:**

given below:

The sequential circuit must -remember|| whether the total number of 1 inputs received is even or odd; therefore, only two states are required. We will designate these states as S0 and S1, corresponding respectively to an even number of 1's received and an odd number of 1's received. We will start the circuit in state S0 because initially zero 1's have been received, and zero is an even number. As indicated in state graph (above Figure), if the circuit is in state S0 (even number of I's received) and X $= 0$ is received, the circuit must stay in S0 because the number of 1's received is still even. However, if X $= 1$ is received, the circuit goes to state S1 because the number of 1's received is then odd. Similarly, if the circuit is in state S1 (odd number of 1's received) a 0 input causes no state change, but a 1 causes a change to S0 because the number of 1's received is then even. The output Z should be 1 whenever the circuit is in state S1 (odd number of 1's received). The output is listed below the state on the state graph. 10 a. With a neat diagram, explain ring counter 6 CO5 L2 **Solutions:** Working of Ring Counter Ring counter's state needs to be set before the operation. Since ring counter circulates 1 through all stages, and there are no external inputs except the clock signal. So we need to set its state to initial state 1000 manually. We need to set the first stage flip-flop and clear the rest of the stages to obtain the state 1000.The preset input pin is designed to do this function. The schematic of ring counter is

4 CO4 L2

appears at the adder outputs. An add signal (Ad) is used to load the adder outputs into the accumulator flip-flops on the rising clock edge. If $s_i = 1$, the next state of flip-flop x_i will be 1. If $s_i = 0$, the next state of flip-flop x_i will be 0. Thus, $x_i^+ = s_i$, and if $Ad = 1$, the number X in the accumulator is replaced with the sum of X and Y, following the rising edge of the clock. Observe that the adder with accumulator is an iterative structure that consists of a number of identical cells. Each cell contains a full adder and an associated accumulator flip-flop. Cell i , which has inputs c_i and y_i and outputs $c_i = 1$ and x_i , is referred to as a typical cell. Before addition can take place, the accumulator must be loaded with X. This can be accomplished in several ways. The easiest way is to first clear the accumulator using the asynchronous clear inputs on the flip-flops, and then put the X data on the Y inputs to the adder and add to the accumulator in the normal way. Alternatively, we could add multiplexers at the accumulator inputs so that we could select either the Y input data or the adder output to load into the accumulator. This would eliminate the extra step of clearing the accumulator but would add to the hardware complexity.