
	CBCS SCHEME &	
USN	(3a)	18CS33
	Third Semester B.E. Degree Examination, Feb./Mar. 2022	
	Analog and Digital Electronics	4
Tim	e: 3 hrs.	
	Max N	Aarks: 100
	Note: Answer any FIVE full questions, chaosing ONE full question from each m	adule
	The Parties	THE RES
1	a. What is biasing? Mention different BJT biasing techniques. Explain voltage divis	
	b. Explain relaxation oscillator	(08 Marks) (06 Marks)
	Write a note on opto coupier.	(06 Marks)
	to on t	
2 1	Explain active filters. List advantages of active filters over passive filters.	
b	Laplam with diagram, R-2K ladder type 1Mo A converter	(06 Marks)
c	Define op amp. Explain the performance parameters of op-amp.	(08 Marks) (06 Marks)
	A A	
3 a	Eveluin Don't Com and Jin Module-2	
b	Explain Don't Care condition with an example.  Reduce the following functions using K-map technique.	(04 Marks)
	$F(P, Q, R, S) = \Sigma m(0, 1, 4, 8, 9, 10) + d(2, 11)$	/00 hr
c		(08 Marks)
	$F(P, Q, R, S) = \Sigma m(0, 3, 5, 6, 7, 11, 14)$	
	Write the gate diagram for the same.	(08 Marks)
	Se di C	
4 -	Postein autom Citata and COR	10000
4 a.		(05 Marks)
U.	expression $f(a, b, c, d) = \Sigma m(F, 3, 6, 7, 9, 10, 12, 13, 14, 15)$	(07 Marks)
c.	For the below expression, draw the logic diagram using AOI logic for minimal	
	minimal sum using K-map.	
	$F(a, b, c, d) = \Sigma m(1, 2, 3, 5, 6, 7, 11, 12, 13, 114, 15)$	(08 Marks)
6	1 0	
9	Module-3	
5 a.	What is hazard? List the types of hazards. Explain static 0 and static 1 hazard.	(06 Marks)
b.	Differentiate between combinational and sequential circuit.	(06 Marks)
C.	Implement the following using PLA:	
	$A(x, y, z) = \overline{\Sigma} m (1, 2, 4, 6)$ $B(x, y, z) = \Sigma m (0, 1, 6, 7)$	
	$C(x, y, z) = \Sigma m(2, 6)$	(08 Marks)
	C(x, y, z) - Ziii (z, 0)	Control of the Contro
	OR	
6 a.	Implement the following function using 8:1 multiplexer:	



18CS33

Module-4 What are the three different models for writing a module body in VHDL? Give example for (06 Marks) any one model. Derive characteristic equation for JK, T, D and SR flip flop. (08 Marks) b. Give VHDL code for 4:1 multiplexer using conditional assign statement (06 Marks) OR Using structural model, write VHDL code for Half Adder. (06 Marks) Derive the excitation table for JK and SR flip flop. How SR flip flop is converted to T flip a. b. flop? (06 Marks) With logic diagram, explain JK flip flop. c. Module-5 Define counter. Design synchronous counter for the sequence 0, 4, 1, 2, 6, 0, 4 using JK What is shift register? With a neat diagram, explain 4 bit parallel in serial out shift register. (08 Marks) b. (04 Marks) Write a note on sequential parity checker. (06 Marks) With a neat diagram, explain ring counter. Design and implement MOD 5 synchronous counter using JK flip-flop. Explain with timing 10 b. diagram. (06 Marks) Write a note on parallel adder with accumulato

**USN** 



IJ Solution– March 202
------------------------

Sub:	Analog and Di	gital Electron	ics			Sub Code:	18CS33	Branch:	ISE		
Date:		Duration:	3 Hrs	Max Marks:	100	Sem/Sec:	III / A, B and	С		OB	E

a.	What is	biasing?	Mention	different	BJT	biasing	techniques.	Explain	voltage
	divider b	ias.							


**Answer any FIVE FULL Questions** 

### Solution:

Transistor Biasing is the establishment of suitable dc-values such as IC, VCE, IB, etc., by using a dc-source. When BJT is properly biased, amplification of signal takes place. There are mainly three types of biasing a transistor: Base bias or Fixed bias, Collector-to-Base bias, Voltage-divider bias.

## VOLTAGE DIVIDER (EMITTER CURRENT) BIAS CIRCUIT:

Voltage divider bias is the most stable of the three basic transistor biasing circuits. A voltage divider circuit is shown in the following Figure.



There is an emitter resistor R<sub>E</sub> connected in series with Emitter terminal, so that the total dc load in series with the transistor is (R<sub>C</sub> + R<sub>E</sub>). Resistors R<sub>1</sub> and R<sub>2</sub> constitutes a voltage V<sub>B</sub>.

Applying KVL to the loop V<sub>CC</sub>, R<sub>1</sub>, and R<sub>2</sub>, we get;

$$V_{CC} - I_1 R_1 - I_2 R_2 = 0$$

Or, 
$$I_1R_1 + I_2R_2 = V_{CC}$$
 (5)

We have;  $I_1 = I_2 + I_B$ 

Voltage divider bias circuits are normally designed to have a voltage divider current I2 very much greater than transistor base current  $I_B$ . i.e.,  $I_2 >> I_B$ . Hence,  $I_1 \approx I_2$  ----- (6)

Using 6 in 5;  $I_2R_1 + I_2R_2 = V_{CC}$  i.e.,  $I_2(R_1 + R_2) = V_{CC}$  Or,  $I_2 = (V_{CC})/(R_1 + R_2)$ 

i.e., 
$$I_2(R_1 + R_2) = V_{CC}$$

Or. 
$$I_2 = (V_{CC}) / (R_1 + R_2)$$

 $V_B$  is the voltage across  $R_2$ . i.e.,  $V_B = I_2 R_2$  Or,  $V_B = (V_{CC} * R_2) / (R_1 + R_2)$ 

 $V_E$  is the voltage across  $R_E$ . i.e.,  $V_E = I_E R_E$ 

Applying KVL to the base-emitter loop;  $V_B - V_{BE} - V_E = 0$  i.e.,  $V_{BE} = V_B - V_E$ 


Or, 
$$V_E = V_B - V_{BE}$$

i.e., 
$$I_E R_E = V_B - V_{BB}$$

i.e., 
$$I_E R_E = V_B - V_{BE}$$
 Hence,  $I_E = (V_B - V_{BE}) / R_E$ 


Applying KVL to the collector-emitter loop;  $V_{CC} - I_C R_C - V_{CE} - I_C R_E = 0$   $[I_E \approx I_C]$ 

i.e., 
$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$





a. Explain active filter. List advantages of active filters over passive filters.	06	CO1
Solution:		
Filter is a frequency selective circuit commonly used in signal processing that		
passes signal of specified range of frequencies and blocks the signals of		
frequencies outside the band. Active filters are attractive due to their –		
Flexibility in gain control		
• Small component size		
No loading Problem		
Pass band gain		
• Use of the inductors can be avoided		
Filters are useful in many areas of applications, such as Communication and Signal		
Processing. They are found in electronic systems like Radio, Television,		
Felephones, Radars, satellites, and Biomedical instruments.		
Active filters offer the following advantages over Passive filters:		
• Gain and frequency adjustment flexibility		
No loading problem & No insertion loss		
Size and weight		
• Cost.		
Most commonly used active filters are –		
Low-pass filter, High-pass filter, Band-pass filter, Band-stop filter (Band-reject		
filter), and All-pass filter.		
	8	CO1
b. Explain with diagram, R-2R ladder type D to A converter	O	COI
	O	COI
b. Explain with diagram, R-2R ladder type D to A converter  Solution:	Ü	COI
	O	COI
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below:	O	COI
Solution:	o o	COI
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below:	Ü	COI
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below:	o o	COI
Solution:  In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{V_R}{2} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{n-1}} + \frac{V_R}{2^{n$	o o	COI
Solution:  In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{V_R}{2} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{n-1}} + \frac{V_R}{2^{n$	o o	COI
Solution:  In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{V_R}{2} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{n-1}} + \frac{V_R}{2^{n$		COI
Solution:  In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{V_R}{2} = \frac{V_R}{2^{n-2}} = \frac{V_R}{2^{n-2}} = \frac{V_R}{2^{n-1}} = \frac{V_R}{2^{n$		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{R}{2} = \frac{V_R}{2} = \frac{V_R}{2^{n-2}} = \frac{V_R}{2^{n-2}} = \frac{V_R}{2^{n-1}} = \frac{2R}{2R} $ Each binary bit connects switch either to ground (non-inverting input) or to the inverting terminal of Op-		
Solution:  In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{V_R}{2} = \frac{V_R}{2^{n-2}} = \frac{V_R}{2^{n-2}} = \frac{V_R}{2^{n-1}} = \frac{V_R}{2^{n$		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} \qquad \frac{V_R}{2} \qquad \frac{V_R}{2^{n-2}} \qquad V_$		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{I} = \frac{V_R}{I} $		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{2} = \frac{V_R}{2^{N-2}} $		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{I} = \frac{V_R}{I} $		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{I} = \frac{V_R}{I} $		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{V_R}{2} + \frac{V_R}{2} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{$		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{I} = \frac{V_R}{I} $		
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $ \frac{V_R}{1} = \frac{V_R}{2} + \frac{V_R}{2} + \frac{V_R}{2^{n-2}} + \frac{V_R}{2^{$	06	
In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below:  In R-2R ladder, only two values, R and 2R are used. The circuit diagram is given below: $V_R = V_R  $		


3	The ideal Op-Amp model was derived to simplify circuit calculations. The ideal Op-Amp model makes three assumptions:  1. Input resistance (impedance), Ri = ∞  2. Output resistance (impedance), Ro = 0  3. Open-loop (differential voltage) gain, Ad = ∞  Based on these three assumptions, other assumptions can be derived:  1. Since Ri = ∞, Ii = Ini = 0  2. Since Ro = 0, Vo = Ad * Vd  3. Zero DC input and output offset voltages  4. Bandwidth and slew rate are also infinite, as no frequency dependencies are assumed.  5. Drift is also zero, as there is no changes in performance over time, temperature, power supply variations, and so on  6. Since output voltage depends only on differential input voltage, it rejects any voltage common to both inputs. Hence, common mode gain = 0  a. Explain don't care conditions with an example.  Solution:  The Don't Care conditions allow us to replace the empty cell of a K-Map to form a grouping of the variables which is larger than that of forming groups without don't care. While forming groups of cells, we can consider a Don't Care cell as 1 or 0 or we can also ignore that cell. Therefore, the "Don't Care" condition can help us to form a larger group of cells.  Minimise the following function in SOP minimal form using K-Maps:  f = m(1, 5, 6, 11, 12, 13, 14) + d(4)	CO3	L2
	Explanation: The SOP K-map for the given expression is:		



<ul> <li>Solution: Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given. <ol> <li>Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression. <ol> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.</li> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> </ol> </li> <li>Repeat step 2 for all the variables in the k-map.</li> <li>SOP of VEM is obtained by ORing all the obtained SOP expressions.</li> </ol></li></ul>				
a. Explain entered variable map method  5 CO3  Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	AND			
a. Explain entered variable map method  5 CO3  Solution: Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  5. CO1	- NEWS (1-1) 0-11			
a. Explain entered variable map method  5 CO3  Solution: Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  5. CO1	6 41 61 D.10 - 411			
a. Explain entered variable map method  5 CO3  Solution: Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	0110 NAV 01-1			
a. Explain entered variable map method  5 CO3  Solution: Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	Politic Colored			
a. Explain entered variable map method  5 CO3  Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  7. CO1	at the contract of the contrac			
a. Explain entered variable map method  5 CO3  Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  5. CO3  CO3  CO3  CO3  CO3  CO3  CO3  CO3	12			
a. Explain entered variable map method  Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	- PERSON FRED FIRST HIS THE + SIE			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	\$648.60 = 1108.60 + 74(5+6) + 485			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	Get diagram to large their gets			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean				
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	老 女 女 女 女 · · ·			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean				
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	1 1 1 1 1 5 EL . S			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean				
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	THE PLANT FOR THE PARTY OF THE			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean				
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	111111111111111111111111111111111111111			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	11 11 11 1 1 10 188			
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean				
Solution:  Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean	a. Explain entered variable map method	5	CO3	
Minimization procedure for VEM – Now, let's see how to find SOP expression if a VEM is given.  1. Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean  7 CO1				
<ol> <li>VEM is given.</li> <li>Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.         <ul> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> </ul> </li> <li>Repeat step 2 for all the variables in the k-map.</li> <li>SOP of VEM is obtained by ORing all the obtained SOP expressions.</li> <li>Apply QM method to find the essential prime implicants for the Boolean</li> </ol>				
<ol> <li>Write all the variables(original and complimented forms are treated as two different variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.         <ul> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> </ul> </li> <li>Repeat step 2 for all the variables in the k-map.</li> <li>SOP of VEM is obtained by ORing all the obtained SOP expressions.</li> <li>Apply QM method to find the essential prime implicants for the Boolean</li> </ol>		4		
variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean  7 CO1				
SOP expression.  2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean  7 CO1	11 777 11 11 1 1 1 1 1 1 1 1 1 1 1 1 1			
<ul> <li>2. (a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.</li> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> <li>3. Repeat step 2 for all the variables in the k-map.</li> <li>4. SOP of VEM is obtained by ORing all the obtained SOP expressions.</li> <li>b. Apply QM method to find the essential prime implicants for the Boolean</li> <li>7 CO1</li> </ul>		4		
minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.  (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean  7 CO1	variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the			
expression. (b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean  7 CO1	variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.			
(b) Multiply the obtained SOP expression with the concerned variable.  3. Repeat step 2 for all the variables in the k-map.  4. SOP of VEM is obtained by ORing all the obtained SOP expressions.  b. Apply QM method to find the essential prime implicants for the Boolean  7 CO1	<ul><li>variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li><li>2. (a) Select one variable and make all occurrences of that variable as 1, write</li></ul>			
<ul> <li>3. Repeat step 2 for all the variables in the k-map.</li> <li>4. SOP of VEM is obtained by ORing all the obtained SOP expressions.</li> <li>b. Apply QM method to find the essential prime implicants for the Boolean</li> <li>7 CO1</li> </ul>	<ul> <li>variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP</li> </ul>			
<ul> <li>SOP of VEM is obtained by ORing all the obtained SOP expressions.</li> <li>b. Apply QM method to find the essential prime implicants for the Boolean</li> </ul>	<ul> <li>variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.</li> </ul>			
b. Apply QM method to find the essential prime implicants for the Boolean 7 CO1	<ul> <li>variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.</li> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> </ul>			
o. Tippiy Qiri method to find the essential prime improvints for the Boolean	<ul> <li>variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.</li> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> <li>Repeat step 2 for all the variables in the k-map.</li> </ul>			
expression $f(a,b,c,d) = \sum m(1,3,6,7,9,10,12,13,14,15)$	<ul> <li>variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.</li> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> <li>Repeat step 2 for all the variables in the k-map.</li> </ul>			
	<ul> <li>variables) in the map as 0, leave 0's, minterms and don't cares as it is and obtain the SOP expression.</li> <li>(a) Select one variable and make all occurrences of that variable as 1, write minterms (1's) as don't cares, leave 0's and don't cares as it is. Now, obtain the SOP expression.</li> <li>(b) Multiply the obtained SOP expression with the concerned variable.</li> <li>Repeat step 2 for all the variables in the k-map.</li> <li>SOP of VEM is obtained by ORing all the obtained SOP expressions.</li> </ul>		CO1	







S.NO	PLA	PAL			
1.:	PLA stands for Programmable Logic Array.	While PAL stands for Programmable Array Logic.			
2.	PLA speed is lower than PAL.	While PAL's speed is higher than PLA.			
3.	The complexity of PLA is high.	While PAL's complexity is less.			
4.	The cost of PLA is also high.	While the cost of PAL is low.			
5.	Programmable Logic Array is less available.	While Programmable Array Logic is more available than Programmable Logic Array.			
c. A. B. C.	Give example for any one n	ii) $f(a,b,c) = \Sigma m(3,5,7)$ Int models for writing a module body in VHDL?	6	CO2	L2
		is based on the type of concurrent statements used:			
		only concurrent signal assignment statements.			
	A <u>behavioral</u> architecture use				
	<ul> <li>A <u>structural</u> architecture uses</li> </ul>	only component instantiation statements.			

```
library ieee;
               use ieee.std logic 1164.all;
               entity half adder is
                 port (a, b: in std_logic;
                  sum, carry_out: out std_logic);
                 end half_adder;
               architecture dataflow of half adder is
                begin
                 sum <= a xor b;
                 carry_out <= a and b;
               end dataflow;
                                                                       8
                                                                            CO4
                                                                                 L2
  b. Derive characteristics equations for JK,T,D and SR flip flop
Solution:
SR Flip-Flop:
                                            D Flip-Flop:
               к Мар
JK Flip-Flop:
                                            T Flip-Flop:
   KQ
        00
             01
                                                       1
                                                1
The characteristic equations for the latches and flip-flops discussed so far are:
                 Q^+ = S + R'Q (SR = 0)
                                           (S-R latch or flip-flop)
                 Q^+ = GD + G'Q
                                           (gated D latch)
                 Q^+ = D
                                           (D flip-flop)
                Q^+ = D \cdot CE + Q \cdot CE'
                                           (D-CE flip-flop)
                Q^+ = JQ' + K'Q
                                           (J-K flip-flop)
                Q^+ = T \oplus Q = TQ' + T'Q (T flip-flop)
  c. Give VHDL code for 4:1 multiplexer using conditional assign statement.
Solution:
   library IEEE; use IEEE.STD_LOGIC_1164.all;
                                                                       6
   entity mux4 is
    port(d0, d1,
    d2, d3: in STD_LOGIC_VECTOR(3 downto 0);
    s: in STD_LOGIC_VECTOR(1 downto 0);
    y: out STD_LOGIC_VECTOR(3 downto 0));
   end;
   architecture synth1 of mux4 is
   begin
    y <= d0 when s = &quot;00&quot; else
    d1 when s = "01" else
    d2 when s = "10" else
    d3;
   end;
```

6 CO<sub>5</sub> L2 a. Using structural model, write VHDL code for Half Adder. **Solution:** library ieee; use ieee.std logic 1164.all; entity half\_adder is -- Entity declaration port (a, b: in std\_logic; sum, carry\_out: out std\_logic); end half adder; architecture structure of half\_adder is -- Architecture bo component xor\_gate -- xor component decla port (i1, i2: in std\_logic; o1: out std\_logic); end component; component and gate -- and component decla port (i1, i2: in std\_logic; o1: out std\_logic); end component; begin u1: xor\_gate port map (i1 => a, i2 => b, o1 => sum); u2: and\_gate port map (i1 => a, i2 => b, o1 => carry\_out); -- We can also use Positional Association => u1: xor\_gate port map (a, b, sum); => u2: and\_gate port map (a, b, carry\_out); end structure; 8 L2 CO5 b. Derive the excitation table for JK flip flop and SR flip flop. How SR flip flop is converted to T flip flop. **Solutions:** Present Next state state S R  $Q_n$ Qn+1 S  $Q_n$  $\boldsymbol{Q_{n+1}}$ R 0 0 1 1 X 0 0 0 1 0 0 1 1 0 1 0 0 1 1 0 1 1 0 1 Excitation table of SR flip flop 1 1 0 Invalid states 1 1 1 X


J	K	Present state Q <sub>n</sub>	Next state Q <sub>n+1</sub>
0	0	0	0
0	О	1	1
О	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Q <sub>n</sub>	Q <sub>n+1</sub>	J	K
0	0	0	x
0	1	1	X
1	0	х	1
1	1	х	0

Excitation table of JK flip flop

Truth table of JKflip flop

c. With logic diagram explain JK flip flop.Solution:



In SR flip flop, both the inputs 'S' and 'R' are replaced by two inputs J and K. It means the J and K input equates to S and R, respectively.

The two 2-input AND gates are replaced by two 3-input NAND gates. The third input of each gate is connected to the outputs at Q and Q'. The cross-coupling of the SR flip-flop permits the previous invalid condition of (S = "1", R = "1") to be used to produce the "toggle action" as the two inputs are now interlocked.

If the circuit is "set", the J input is interrupted from the "0" position of Q' through the lower NAND gate. If the circuit is "RESET", K input is interrupted from 0 positions of Q through the upper NAND gate. Since Q and Q' are always different, we can use them to control the input. When both inputs 'J' and 'K' are set to 1, the JK toggles the flip flop as per the given truth table.


# Truth Table:

Same	Clock	lock Input		Ou	Output		
as for	Clk	J	К	Q	Q'		
SR	Х	0	0	1	0	Memory	
Latch	Х	0	0	0	1	no change	
		0	1	1	0	Reset Q>>0	
	Х	0	1	0	1		
		1	0	0	1	Set Q>>1	
	Х	1	0	1	0		
Toggle	<del>\</del>	1	1	0	1	Toggle	
action		1	1	1	0		

6

>1-2-6-0	
State Ja Ka J. K. Jo Ko	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$-\frac{3}{3}\frac{3}\frac$	
STAGO MI = 82	
Jo CIK TK - 9, K1 9, K1 9, TK0 00	
Ko=01	
h a neat diagram, explain 4 bit parallel in serial 8	CO4
h a neat diagram, explain 4 bit parallel in serial 8	(

	Parallel-in to Serial-out (PISO) Shift Register			
	The Parallel-in to Serial-out shift register acts in the opposite way to the serial-in to			
	parallel-out one above. The data is loaded into the register in a parallel format in which all			
	the data bits enter their inputs simultaneously, to the parallel input pins P <sub>A</sub> to P <sub>D</sub> of the			
	register. The data is then read out sequentially in the normal shift-right mode from the			
	register at Q representing the data present at $P_A$ to $P_D$ .			
	This data is outputted one bit at a time on each clock cycle in a serial format. It is			
	important to note that with this type of data register a clock pulse is not required to			
	parallel load the register as it is already present, but four clock pulses are required to			
	unload the data.			
	4-bit Parallel-in to Serial-out Shift Register			
	FFA CLK CLK CLK CLK CLK Pa Pa Pa Pa Pa			
	c. Write a note on sequential parity checker.	4	CO4	L2
	Solutions:	7	CO4	1.2
	Solutions.			
	(Data Input)  Parity Checker $X = 0$ $X = 1$ $X = 0$ Block Diagram Clock for Parity Checker  State Graph for Parity Checker			
	The sequential circuit must -remember    whether the total number of 1 inputs received is even or odd;			
	therefore, only two states are required. We will designate these states as S0 and S1, corresponding			
	respectively to an even number of 1's received and an odd number of 1's received. We will start the			
	circuit in state S0 because initially zero 1's have been received, and zero is an evennumber.			
	As indicated in state graph (above Figure), if the circuit is in state S0 (even number of 1's received) and X			
	= 0 is received, the circuit must stay in S0 because the number of 1's received is still even. However, if X			
	= 1 is received, the circuit goes to state S1 because the number of 1's received is then odd.			
	Similarly, if the circuit is in state S1 (odd number of 1's received) a 0 input causes no state change, but a			
	I causes a change to S0 because the number of 1's received is then even.			
	The output Z should be 1 whenever the circuit is in state S1 (odd number of 1's received). The output is			
	8440 5 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7			
10	listed below the state on the state graph.		005	1.2
10	a. With a neat diagram, explain ring counter	6	CO5	L2
	Solutions:			
	Working of Ring Counter  Ding country's state mode to be set before the energtion. Since ring country circulates 1 through all			
	Ring counter's state needs to be set before the operation. Since ring counter circulates 1 through all stages, and there are no external inputs except the clock signal. So we need to set its state to initial state 1000 manually. We need to set the first stage flip-flop and clear the rest of the stages to obtain the state 1000. The preset input pin is designed to do this function. The schematic of ring counter is given below:			
	·		<u>.                                      </u>	



First, we need to set the initial state 1000 through preset input.

Whenever the first clock edge hits the counter the outputs of each stage shifts to the next succeeding stage. And the output of the last will shift to the first stage making the state 0100.

Upon next clock cycle, each stage will update its state according to its input. So the '1' will be shifted to the third stage making the state 0010. Upon another clock cycle, the '1' will reach the last stage making the 0001.

Now upon next clock cycle, '1' from the last stage (flip-flop) will shift back to the first stage making the initial state 1000. And it starts again from the first state repeating itself considering the clock signal is provided. This is how the data inside the ring counter circulates in the ring.

Ring counter divides the frequency of the clock signal by 'n'. n is the bit size of the ring counter. So ring counter can be used as a frequency divider.

b. Design and implement MOD 5 synchronous counter using JK flip flop. Explain with timing diagram.

8 CO1 L2

## **Solutions:**

## Step 1:

Determine the number of flip flop needed

Flip flop required are

$$2^n > N$$

Mod 5 hence N=5

$$\therefore 2^n > N$$

$$\therefore 2^n > 5$$

N=3 i.e. 3 flip flop are required

## Step 2:

Type of flip flop to be used: JK flip flop

#### Step 3:


#### 1) Excitation table for JK flip flop

$Q_n$	$Q_{n+1}$	J	К
0	0	0	×
0	1	1	×
1	0	×	1.


Now, we can derive excitation table for counter using above table as follows:

#### 2) Excitation table for counter

Present state			Next state			Flip flop Input					
Q <sub>c</sub>	QB	$Q_A$	Q <sub>C+1</sub>	$Q_{B+1}$	$Q_{A+1}$	Jc	Kc	Јв	KB	JA	K <sub>a</sub>
0	0	0	0	0	1	×	0	0	×	1	×
0	0	1	0	1	0	×	1	1	×	×	1
0	1	0	0	1	1	×	×	×	0	1	×
0	1	1	1	0	0	×	×	×	1	×	1
1	0	0	0	0	0	1	0	0	×	0	×
1	0	1	×	×	×	×	×	×	×	×	×
1	1	0	×	×	×	×	×	×	×	×	×
1	1	1	×	×	×	×	×	×	×	×	×



One way to build a parallel adder with an accumulator is to add a register to the adder as shown in the following Figure.



Suppose that the number  $X = x_n \dots x_2 x_1$  is stored in the accumulator. Then, the number  $Y = y_n \dots y_2 y_1$  is applied to the full adder inputs, and after the carry has propagated through the adders, the sum of X and Y

appears at the adder outputs. An add signal (Ad) is used to load the adder outputs into the accumulator flip-flops on the rising clock edge. If  $s_i = I$ , the next state of flip-flop  $x_i$  will be 1. If  $s_i = 0$ , the next state of flip-flop  $x_i$  will be 0. Thus,  $x_i^+ = s_i$ , and if Ad = I, the number X in the accumulator is replaced with the sum of X and Y, following the rising edge of the clock.

Observe that the adder with accumulator is an iterative structure that consists of a number of identical cells. Each cell contains a full adder and an associated accumulator flip-flop. Cell i, which has inputs  $c_i$  and  $y_i$  and outputs  $c_i = I$  and  $x_i$ , is referred to as a typical cell.

Before addition can take place, the accumulator must be loaded with X. This can be accomplished in several ways. The easiest way is to first clear the accumulator using the asynchronous clear inputs on the flip-flops, and then put the X data on the Y inputs to the adder and add to the accumulator in the normal way. Alternatively, we could add multiplexers at the accumulator inputs so that we could select either the Y input data or the adder output to load into the accumulator. This would eliminate the extra step of clearing the accumulator but would add to the hardware complexity.