CBCS SCHEME

USN | | | | | | | | | | |

18EE35

Third Semester B.E. Degree Examination, Feb./Mar. 2022
Digital System Design

Time: 3 hrs. Max. Marks: 100

Note: ***Answer any FIVE full questions, choosing ONE full question from each module.***

Module-1

1 a. Explain the definition of combinational logic. Convert the given Boolean expression into minterm canonical form and maxterm canonical form.

$F(x, y, z) = X + \bar{x}\,\bar{z}(y + z)$. **(08 Marks)**

b. Simplify the function :
$Y = f(a, b, c, d) = \Sigma m(2, 3, 4, 5, 13, 15) + \Sigma d(8, 9, 10, 11)$ using Karnaugh map. **(06 Marks)**

c. Simplify the function :
$Y = f(a, b, c, d) = \pi M(0, 4, 5, 7, 8, 9, 11, 12, 13, 15)$ using the Karnaugh map. **(06 Marks)**

OR

2 a. Simplify wing the Quine – McClusky minimization technique :
$Y = f(a, b, c, d) = \Sigma m(0, 2, 8, 10)$. **(08 Marks)**

b. Using the Quine – McCluskey method, obtain all the prime implicates for the following Boolean function :
$f(a, b, c, d) = \pi M(0, 2, 3, 4, 5, 12, 13) + dc(8, 10)$. **(12 Marks)**

Module-2

3 a. With the aid of general structure, clearly distinguish between a decoder and encoder. **(06 Marks)**

b. Implement the following Boolean function using 4 : 1 multiplexer.
$F(A, B, C) = \Sigma m(1, 3, 5, 6)$ **(06 Marks)**

c. Implement full subtractor using a decoder and two NAND gates and write its truth table. **(08 Marks)**

OR

4 a. What is carry look ahead adder? Explain general organization of it. **(06 Marks)**

b. Write a truth table for two – bit magnitude comparator. Write the Karnaugh map for each output of two bit magnitude comparator and the resulting equation. **(14 Marks)**

Module-3

5 a. What is a Flip-Flop? Discuss the working principle of SR Flip Flop with its truth table. Also high light the role of SR Flip Flop in switch debouncer circuit. **(12 Marks)**

b. Explain the operation of Master - Slave JK flip-flop along with its circuit diagram. **(08 Marks)**

OR

6 a. Draw and explain the working of Positive and Negative edge triggered D flip-flop. **(12 Marks)**

b. Derive the characteristic equations for D, JK, T and SR flip flops. **(08 Marks)**

Module-4

7 a. Explain with suitable logic and timing diagram :
i) Serial–in serial–out shift register
ii)Parallel–in parallel out shift register. **(10 Marks)**

b. Compare Registers and Counters. Explain the working of 4-bit Asynchronous counter using JK flip-flops. **(10 Marks)**

OR

8 a. Describe the block diagram of a MOD – 7 Jonson counter and explain its operation. Give the count sequence table and the decoding logic used to identify the various states. **(10 Marks)**

b. Design a MOD – 5 synchronous binary counter using clocked J-K flip-flops. **(10 Marks)**

Module-5

9 a. With a suitable example, explain Mealy and Moore model in a sequential circuit analysis. **(08 Marks)**

b. A sequential circuit has one input and one output. The state diagram is as shown in Fig.Q9(b). Design a sequential circuit with 'T' flip-flop.



Fig.Q9(b) **(12 Marks)**

OR

10 a. With a basic structure, explain clearly Programmable Read Only Memories (PROMS) and EPROM. **(13 Marks)**

b. Write short note on :
i) Read only and Read/Write memories
ii) Flash memory. **(07 Marks)**

* * * * *

Module 1

1a. Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer. Some of the characteristics of combinational circuits are following −

- The output of combinational circuit at any instant of time, depends only on the levels present at input terminals.
- The combinational circuit do not use any memory. The previous state of input does not have any effect on the present state of the circuit.
- A combinational circuit can have an n number of inputs and m number of outputs.

Block diagram

$F(x,y,z) = x + \bar{x}\bar{z}(y+z)$

$= (x+\bar{x}\bar{z})[x+(y+z)]$

$= (x+\bar{z}+y)(x+\bar{z}+\bar{y})(x+y+z)$

$f = m_0 . m_1 . m_2$

$= x + \bar{x}\bar{z}y + \bar{x}\bar{z}\bar{z}$

$= x + \bar{x}y\bar{z}$

$= x(y+\bar{y})(z+\bar{z}) + \bar{x}y\bar{z}$

$f = m_2 + m_4 + m_5 + m_6 + m_7$

b.

(a) $F_1(a,b,c,d) = \Sigma m(2,3,4,5,13,15) + \Sigma d(8,9,10,11)$

$F_1 = A'BC' + B'C + AD$



c.

(c) $y = (c+d)(c'+d')(b'+d')$

2.





Module 2

3a.

S.NO.	ENCODER	DECODER
1.	The combinational circuits that modify the binary data into N output lines are known as Encoders.	The combinational circuits that convert the binary data into 2N output lines are called Decoders.
2.	In this the output lines are n.	In this the output lines are 2n.
3.	The implemented signal is considered as actual signal input.	It receives coded binary data as its input.
4.	It is utilized in videos, E-mail, and more.	It is mostly utilized in memory chips, microprocessors, and more.
5.	When it comes to the communication mode, the encoder is situated at the transmitting end.	Here, the decoder is situated at the receiving side.
6.	The operating procedure is quite simple here.	The operating procedure is complex.

b.


(b)
D0 D1 D2 D3 D4 D5 D6 D7
Ā 0 1 2 3 4 5 6 7
A 8 9 10 11 12 13 14 15
1 1 0 Ā Ā 0 0 A
Implementation table
A
8:1 MUX
Y
S2 S1 S0
B C D
02
+
04
06
=

c.


(c)
Inputs
outputs
A B Bin D Bout
Truth table - 03
Multi'
A
B
C
Bin
0+5V
3:8 Decoder
G1
G2A
G2B
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
D
Bout
03
+
05
= 08
Implementation
5m

4a.

In ripple carry adders, for each adder block, the two bits that are to be added are available instantly. However, each adder block waits for the carry to arrive from its previous block. So, it is not possible to generate the sum and carry of any block until the input carry is known. The i^{th}block waits for the $i-1^{th}$block to produce its carry. So there will be a considerable time delay which is carry propagation delay.



Consider the full adder circuit shown above with corresponding truth table. We define two variables as **'carry generate'** $G_i$and **'carry propagate'** $P_i$then,

$$P_i = A_i \oplus B_i$$
$$G_i = A_i B_i$$

The sum output and carry output can be expressed in terms of carry generate $G_i$and carry propagate $P_i$as

$$S_i = P_i \oplus C_i$$
$$C_{i+1} = G_i + P_i C_i$$

where $G_i$produces the carry when both A_i, $B_i$are 1 regardless of the input carry. $P_i$is associated with the propagation of carry from $C_i$to C_{i+1}.

The carry output Boolean function of each stage in a 4 stage carry look-ahead adder can be expressed as

$$C_1 = G_0 + P_0 C_{in}$$
$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{in}$$
$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{in}$$
$$C_4 = G_3 + P_3 C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{in}$$



Module 3

5a. A flip-flop is **a device which stores a single bit (binary digit) of data**; one of its two states represents a "one" and the other represents a "zero". Such data storage can be used for storage of state, and such a circuit is described as sequential logic in electronics. SR flip flop, also known as SR latch is the basic and simplest type of flip flop. It is a single bit storage element. It has only two logic gates. The output of each gate is connected to the input of another gate.

The state of the SR flip flop is determined by the condition of the output Q. If its value is 1, then the state is said to be SET and if Q = 0, the state is said to be RESET. Hence it is called SR flip flop.

The Clocked SR flip-flop consists of 4 NAND gates, two inputs(S and R) and two outputs(Q and Q'). The clock pulse is given at the inputs of gate A and B.

If the clock pulse input is replaced by an enable input, then it is said to be SR latch. Let us assume that this flip flop works under positive edge triggering. The following figure shows the block diagram and the logic circuit of a clocked SR flip flop.



Clocked SR flip flop

For interfacing keys to the digital systems, push bottom keys are used. Such push button key when pressed bounces a few seconds and then after few times it comes back to its initial position automatically during stable state. But before coming in to stable state if we take output then such output may be faulty. This problem is known as key debounce. It is undesirable and must be avoided.



Fig 7.3 Key bouncing switch.

One way to avoid key debounce problem is to use S-R latch. The circuit where S-R latch is used to avoid key bounce is called a switch debouncer.



b. The Master-Slave Flip-Flop is basically a combination of two JK flip-flops connected together in a series configuration. Out of these, one acts as the **"master"** and the other as a **"slave"**. The output from the master flip flop is connected to the two inputs of the slave flip flop whose output is fed back to inputs of the master flip flop.
In addition to these two flip-flops, the circuit also includes an **inverter**. The inverter is connected to clock pulse in such a way that the inverted clock pulse is given to the slave flip-flop. In other words if CP=0 for a master flip-flop, then CP=1 for a slave flip-flop and if CP=1 for master flip flop then it becomes 0 for slave flip flop.



6(a) Circuit diagram + Working of positive & Negetive edge triggered D-flip-flop — 06 + 06 = 12

(b) Characteristic equations

D, $Q_{n+1} = D$ ... JK, $Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$ — 02+02

T, $Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n$, SR, $Q_{n+1} = S + \bar{R}Q_n$ — 02+02 = (08)

Module 4

7(a) Serial in serial out shift register) — (08)



DIAGRAM + EXPLANATION — 05

Number — Allocated



DIAGRAM + EXPLANATION — -05- = (10)

Parallel in parallel out shift register)

7(b) A group of FF's connected together) forms a register. A register is used solely for storing and shifting data in 1's or 0's form — 01

Counter) is a register capable of counting the no. of clock pulses arriving at its clock i/p. A specified sequence of states appears as the Counter) output. — 01



DIAGRAM + WAVEFORM + EXPLANATION — -03- + -03- + -02- = (10)

8 (a)	In Johnson counter, the Q output of each stage of flip-flop is connected to the D input of the next stage. DIAGRAM, truth table, Explanation & timing diagram.	2+2 3+3 =10
(b)	flip-flop required $2^n \geq N$, $N=5$, $n=3$ (1) Excitation table for JK, (2) transition table (3) K-map (4) Logic-diagram (5) timing diagram	=2×5 =10

Module 5

9(a)		04 + 04 =08
9(b)	Excitation of a T-flip-flop $Q_n \to Q_{n+1}$ T 0 → 0 0 0 → 1 1 1 → 0 1 ① 1 → 1 0  Give state diagram	Excitation -01- +

Present state		Input	Next state		Flip-flop Inputs			
Q_A	Q_B	X	A	B	T_A	T_B		
0	0	0	0	0	0	0	0	03
0	0	1	0	1	0	1	1	
0	1	0	1	1	1	0	0	
0	1	1	1	0	1	1	0	
1	0	0	1	0	0	0	1	
1	0	1	0	1	1	1	0	
1	1	0	0	0	1	1	1	
1	1	1	0	0	1	1	0	



$T_A = \bar{B}X + B\bar{X}$ $T_B = AB + \bar{B}X + A\bar{X}$ $Y = A\bar{X} + \bar{A}\bar{B}X$

Design of sequential ckt & its o/p dia. → 2+2 = (12)

10(a)	basic structure & explanation of PROMs and EPROM	4+4+5	13
(b)	(1) Read only & Read write memory (2) Flash	2+3+2	07