

18EC72

Seventh Semester B.E. Degree Examination, July/August 2022

VLSI Design

Time: 3 hrs.

WGALORE

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Derive the expression for drain current in linear and saturation region for nmos transistor.
 - b. Implement the following circuits using CMOS logic
 - i) Inverter
 - ii) Pass transistor.

(10 Marks)

OF

- 2 a. Explain the non ideal IV effect of MOSFET with respect to CMOS Channel length modulation and also explain Noise Margin with diagram and equations. (10 Marks)
 - b. Implements the following circuits using CMOS logic
 - i) 2 input NAND gate
 - ii) Transmission gate.

10 Marks)

Module-2

- 3 a. Describe with neat sketches the fabrication of P well CMOS inverter. (08 Marks)
 - b. Explain the process of photolithography with a neat diagram in CMOS technologies.

(06 Marks)

- c. Draw the stick diagram for the following CMOS logic
 - i) $Y = \overline{A + B + C}$
 - ii) 2 input NAND gate.

(06 Marks)

OR 4

- 4 a. Explain the layout Design Rules for MOS process with two metal layers. (06 Marks)
 - b. Draw the stick diagram for the CMOS logic Y = (A + B + C)D and estimate the cell area.

(06 Marks)

c. Define scaling. Explain the constant voltage scaling and the effect of scaling on device characteristics. (08 Marks)

Module-3

- 5 a. Explain with a waveform the propagation Delay, Rise times and Fall Times of a CMOS inverter. (08 Marks)
 - b. Derive the equation of propagation Delay using RC Delay Model for a 1st order system.

(06 Marks)

c. Compute the Elmore Delay for V_{out} in the 2nd order RC system. (06 Marks)

OR

Explain Parasitic Delay of common gates in Linear Delay Model. (08 Marks)

Design a circuit to compute F = AB + CD using NAND and NOR by Bubble pushing. b.

(06 Marks)

Calculate the minimum delay in C to compute F = AB + CD using the circuits with NAND and NOR gates and with AOI gates. Each input can present a maximum of 20\lambda of transistor width. The output must derive a load equivalent to 100λ of transistor width. Choose (06 Marks) transistor sizes to achieve this delay.

Module-4

Explain Resettable Latches and FlipFlops using CMOs transmission Gate. (10 Marks)

Explain the Multistage pass transistor logic driven by two non overlapping clocks. (10 Marks)

(10 Marks) Explain conventional CMOs flipflops with neat diagrams. Explain Domino CMOS Logic. (10 Marks)

Module-5

Explain the operation of three transistor dynamic RAM cell. (10 Marks) Explain Full CMOS static RAM cell with schematic diagram.

(10 Marks)

Write short notes on: 10

Built in Self Test (BIST)

Scan Design Technology

BANGALORE - 560 037

(10 Marks)

Explain briefly logic verification principle with a block diagram.

(10 Marks)