15TE73

(06 Marks)

(06 Marks)

(04 Marks)

Module-4 a. Discuss programmable logic array with its block diagram, general architecture and floor (08 Marks) plan. Discuss the architectural issue related to VLSI subsystem design. (08 Marks) OR Explain the architecture of field programmable gate array. (08 Marks) 8 Discuss the FPGA abstractions with diagrams. (08 Marks) Explain three transistors DRAM with its circuit diagram and stick diagram. (07 Marks) Discuss the ASM chart for JKFF with its NAND logic arrangement. (09 Marks)

\* \* \* \* \*

Explain logic verification process with its functional equivalent diagram.

Discuss the design for manufacturability.

Discuss the Ad-hoc testing.