20EVE241

Second Semester M.Tech. Degree Examination, Feb./Mar. 2022 Advances in VLSI Design

Max. Marks: 100

	1	Note: Answer any FIVE full questions, choosing ONE full question from each mod	dule.
		Module-1	
1	a.		(10 Marks)
	b.		(10 Marks)
		OD	
2	a.	OR Explain Pre-diffused (or mask-programmable) arrays.	(10 Monles)
	b.		(10 Marks) (10 Marks)
			(10 Marks)
_		Module-2	
3	a.	Explain briefly interwire capacitance and cross-talk.	(08 Marks)
	b. c.		(08 Marks)
	O.	Explain orterly Electroningration.	(04 Marks)
		OR	
4	a.	Briefly discuss about the design techniques available to the designer to address the	he $I\left(\frac{di}{di}\right)$
			dt
	h	problem	(12 Marks)
	b.	Explain current mode transmission techniques.	(08 Marks)
		Module-3	
5	a.	With neat diagrams, differentiate between synchronous and mesochronous int	erconnect
	L.		(10 Marks)
	b.	Explain clock skew and clock filter in detail.	(10 Marks)
		OR OR	
6	a.	Explain in detail various clock distribution techniques.	(10 Marks)
	b.	With a neat diagram, explain the concept of synchronizer.	(10 Marks)
7	a.	Module-4 Explain general memory architecture and building blocks.	(10 Mandae)
,	4	D 1: 1 114	(10 Marks) (10 Marks)
			10 Marks)
_		OR	
8	a.	What is an address decoder? Explain a NAND decoder using 2-input pre-decoder. (
	b.	Explain the concept of voltage down converters.	10 Marks)
		Module-5	
9	a.	TTY 1 1 1 2 2 2 2 1 1 1 2 2 2 2 2 2 2 2 2	10 Marks)
	b.	TIMES TO SEE THE SECOND	10 Marks)
		OR	
10	a.	What are the sources of power dissipation in memories? Explain folded bit-line architecture of IT. DRAM SANGALORE - 560 037 (1)	10 Marks)
	b.	Explain folded bit-line architecture of IT-DRAM.	10 Marks)