

ANGALORE

Time: 3 hrs

15CS32

Third Semester B.E. Degree Examination, July/August 2022

Analog and Digital Electronics

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

a. Explain the working of N-Channel D-MOSFE with the help of neat diagram.
b. Compare JFET and MOSFET.
c. What are the applications of FET?
(04 Marks)
(04 Marks)

OR

2 a. With a neat circuit diagram and relevant waveforms explain the operation of relaxation oscillator.

(08 Marks)

b. Explain the performance parameters of opamp.

(08 Marks)

Module-2

3 a. Find the minimal SOP(Sum of Product) for the following Boolean functions using $K - Map f(a, b, c, d) = \Sigma m(6, 7, 9, 10, 13) + d(1, 4, 5, 11)$

 $f(a, b, c, d) = \pi M(1, 2, 3, 4, 10) + d(0, 15).$

(08 Marks)

b. Using Quine-McClusky method find the essential prime implicant for the following Boolean expression.

 $f(A, B, C, D) = \Sigma m(0, 1, 2, 3, 10, 11, 12).$

(08 Marks)

OR

4 a. What are Hazards? Explain Static - 0 and Static - 1 Hazard. (06 Marks)
b. Discuss positive and negative logic. List the equivalences between them. (04 Marks)

c. Discuss HDL implementation models with an example.

(06 Marks)

Module-3

5 a. Implement the following function using 8:1 multiplexer.

 $f(a,b,c,d) = \sum m(0,1,5,6,8,12)$

(06 Marks)

b. Realize the following function using 3:8 decoder

 $F_1(a, b, c) = \sum m(0, 4, 6), \quad F_2(a, b, c) = \sum m(0, 5), \quad F_3(a, b, c) = \sum m(1, 2, 3, 7).$

What is magnitude comparator? Explain one bit magnitude compactor.

(05 Marks) (05 Marks)

OR

6 a. Design seven segment decoder using PLA.

(08 Marks)

b. Explain parity generators and checkers. For a 3 bit message give the expression for even parity bit. (08 Marks)

Module-4

- 7 a. Explain the working of JK master slave flip-flop using NAND gates with logic diagram and truth table. (10 Marks)
 - b. Give state transition diagram and characteristic equations for SR-FF and JK-FT. (06 Marks)

OR

- 8 a. With neat diagram, explain ring and Johnson counter. (08 Marks)
 - b. Explain With a neat diagram how shift register can be applied for serial addition. (08 Marks)

Module-5

- 9 a. Design mod 8 up synchronous counter using JK-FF. (10 Marks)
 - b. Write verilog code for MOD 8 up counter. CMRIT LIBRARY
 BANGALORE 560 037 (06 Marks)

OR

- 10 a. Explain binary weighted resistor D/A convertor. Mention its drawbacks. (08 Marks)
 - b. Explain successive approximation type ADC. (08 Marks)