

Module-4

- 7 a. Show the electric field direction, charge flow and induced charge region in a MOS capacitor with P-type substrate and n-type substrate when a moderate positive gate bias is applied. (08 Marks)
- b. Represent the energy-band diagram through a MOS capacitor structure with P-type as a semiconductor and differential charge distribution for a differential change in gate voltage in the depletion and inversion mode. (12 Marks)

OR

- 8 a. Represent the energy band diagram of a MOS capacitor for the following cases :
 (i) Negative gate bias in a MOS capacitor with ptype substrate.
 (ii) Positive gate bias in a MOS capacitor with ntype as substrate.
 (iii) Large negat gate bias in a MOS capacitor with n type as substrate. (10 Marks)
- b. Show the channel formation in the MOS structure and I_D versus V_{DS} curve for the following cases :
 (i) $V_{gs} > V_t$ and small V_{DS} value.
 (ii) $V_{gs} > V_t$ and large V_{DS} value.
 (iii) $V_{gs} > V_t$ and $V_{DS} = V_{DS}(\text{sat})$. (10 Marks)

Module-5

- 9 a. Write the names of the different fabrication steps in a pn junction. (08 Marks)
- b. Explain the evolution of ICs over the years. (12 Marks)

CMRIT LIBRARY
BANGALORE - 560 037

OR

- 10 a. Draw a neat sketch showing the ion implantation system in the fabrication of a pn junction and explain. (10 Marks)
- b. Write the structure of a CMOS inverter and show the formation of p-channel and n-channel devices together. (10 Marks)
