

CBCS SCHEME

USN

--	--	--	--	--	--	--	--	--	--

18EE46

Fourth Semester B.E. Degree Examination, July/August 2022 Operational Amplifiers and Linear IC's

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Draw the block diagram of an Op – Amp and write the function of each block. (08 Marks)
- b. Explain the working of Op – Amp as non – inverting amplifier. Derive the expression for its voltage gain. (08 Marks)
- c. An Input of 3V is Fed to the non inverting terminal of an Op – Amp. The amplifier has $R_i = 10\text{ k}\Omega$ and $R_f = 10\text{ k}\Omega$. Find the output voltage. (04 Marks)

OR

- 2 a. What is an Instrumentation Amplifier? Also obtain the expression for output voltage in terms of change in Resistance ΔR using transducer bridge. (08 Marks)
- b. Draw and explain the 2 input inverting summing amplifier and derive its output voltage equation V_o . Also explain how to convert it to an averaging amplifier. (08 Marks)
- c. Explain the Virtual ground concept of an Op - Amp. (04 Marks)

Module-2

- 3 a. Draw the First Order Low Pass Butterworth filter and obtain its Frequency Response. (10 Marks)
- b. Explain Working and design of voltage follower Regulator. (06 Marks)
- c. Design a First Order Low Pass filter with a cut off frequency of 1KHz and Pass band gain of 2. Assume $C = 0.001\ \mu\text{F}$. (04 Marks)

OR

- 4 a. Draw the First Order High Pass Butterworth filter and obtain its Frequency Response. (10 Marks)
- b. With a neat circuit diagram, explain the Adjustable Voltage Regulator and its Operation. (06 Marks)
- c. Find the Range in which output voltage can be varied with the help of 317 IC Regulator using $R_1 = 820\Omega$ and $R_2 = 10\text{K}\Omega$ potentiometer. (04 Marks)

Module-3

- 5 a. Sketch the circuit of triangular waveform generator and explain its operation. (08 Marks)
- b. Draw and explain the Operation of Non Inverting Zero Crossing detectors. (04 Marks)
- c. Explain the working of voltage to current converter with grounded load. (08 Marks)

OR

- 6 a. With a neat circuit diagram and waveforms, explain the Operation of inverting Schmitt trigger circuit. (08 Marks)
- b. Give comparison between Schmitt trigger and Comparator. (04 Marks)
- c. Explain the working of R – C phase shift oscillator using Op - Amp. (08 Marks)

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

Module-4

- 7 a. With a neat circuit diagram, explain the Operation of Non Saturating precision half Wave Rectifier. (10 Marks)
b. Explain the working of Successive Approximation Type ADC with neat sketch. (10 Marks)

OR

- 8 a. Explain the Operation of R – 2R ladder digital to Analog Converter Circuit. (10 Marks)
b. With a neat circuit diagram, explain the working of Precision full wave Rectifier. (10 Marks)

Module-5

- 9 a. Draw the basic block diagram of Phase Locked Loop (PLL) and explain its each component. (10 Marks)
b. With a neat diagram, explain the Internal Architecture of IC 555 Timer. (10 Marks)

OR

- 10 a. Draw and explain working of Monostable Multivibrator using 555 Timer and draw its Input – Output wave forms. (12 Marks)
b. Define the following terms related to PLL :
i) Lock range ii) Capture range iii) Pull in Time iv) Tracking range. (08 Marks)

210718 EE 4633 295




Visvesvaraya Technological University
Belagavi, Karnataka - 590 018.


Scheme & Solutions

[Signature]
Signature of Scrutinizer

Subject Title: Operational Amplifiers and Linear IC's Subject Code: 18EE46

Question Number	Solution	Marks Allocated
1.a	<p style="text-align: center;"><u>Block diagram of an-OP-AMP</u></p>  <p><u>Input Stage</u>: The Input Stage is the dual input balanced output differential amplifier. This stage generally provides most of the voltage gain of the amplifier and also establishes the input resistance of OP-AMP. (4m)</p> <p><u>Intermediate Stage</u>: This stage is usually a differential amplifier which is driven by the output of the first stage. (1m)</p> <p><u>Level Shifting Stage</u>: Generally the level shifting circuit is used after the intermediate stage to shift the DC level at the output of the intermediate stage downward to zero volts with respect to ground. (1m)</p> <p><u>Output Stage</u>: This stage consists of push-pull complementary amplifier. The stage increases the output voltage and rises the current supplying capability of the OP-AMP. (1m)</p>	<p style="text-align: right;">(8 marks)</p> <p style="text-align: right;">1m</p> <p style="text-align: right;">1m</p> <p style="text-align: right;">1m</p> <p style="text-align: right;">1m</p>

1. b NON-Inverting Amplifier diagram



-(2 marks)

Derivation of voltage gain

The node 'B' V_{in} volts
 hence potential at node A is same
 'B' from the concept of Virtual
 Ground

$$V_A = V_B = V_{in}$$

$$I = \frac{V_O - V_A}{R_f}$$

$$I = \frac{V_O - V_{in}}{R_f} \quad \text{--- (1)}$$

At inverting terminal I/P


$$I = \frac{V_A - 0}{R_i} = \frac{V_{in}}{R_i} \quad \text{--- (2)}$$

Equations (1) & (2)


$$\frac{V_O - V_{in}}{R_f} = \frac{V_{in}}{R_i}$$

$$\frac{V_O}{V_{in}} = \frac{R_i + R_f}{R_i}$$

$$A_v = \frac{V_O}{V_{in}} = 1 + \frac{R_f}{R_i} \quad \text{--- (2 marks)}$$



Input




output waveform

(2 marks)

--- (2 marks)

2m

2m

Question Number	Solution	Marks Allocated
1.c	<p><u>Solution</u> Given data -</p> <p>Input Voltage 3 Volts</p> <p>Input Resistance $R_i = 10\text{K}\Omega$, feedback Resistance $R_f = 10\text{K}\Omega$</p> <p>$V_o = ?$</p> <p>For Non Inverting Amplifier</p> <p>Gain $A_v \equiv 1 + \frac{R_f}{R_i}$ — (1 Mark)</p> <p>$= 1 + \frac{10\text{K}}{10\text{K}}$</p> <p>$= 2$ — (1 Mark)</p> <p>$A_v = \frac{V_o}{V_{in}}$</p> <p>$V_o = A_v V_{in}$</p> <p>$= 2 \times 3$</p> <p>$V_o = 6\text{V}$ — (2 marks)</p>	(4 marks)
2.a.	<p><u>Definition</u> : A special type of amplifier that is used to amplify signals of extremely low level is known as instrumentation amplifier.</p> 	(2 marks)

2M

2.a. Analysis

At Balanced condition of Bridge

$$V_b = V_a$$

$$\frac{V_{R_B}}{R_B + R_C} = \frac{V_{R_A}}{R_A + R_T} \quad \text{--- (1)}$$

Let Input $V_{AB} = 0 = V_0 = 0$

$$\text{eq (1)} \quad \frac{R_B}{R_B + R_C} = \frac{R_A}{R_A + R_T} = \frac{R_B + R_C}{R_B} = \frac{R_A + R_T}{R_A}$$

$$\therefore \frac{R_C}{R_B} = \frac{R_T}{R_A} \quad \text{--- Balanced condition}$$

Let the physical quantity to be measured The R_T value will be change ($R_T + \Delta R$) Then Bridge is

Produce differential Input to Instrumentation Amplifier

ie $V_{AB} \neq 0$

Under this condition

$$V_B = \frac{V R_B}{R_B + R_C} \quad V_A = \frac{V R_A}{R_A + (R_T + \Delta R)}$$

Let $R_A = R_B = R_C = R_T = R$

$$\therefore V_{BA} = V_B - V_A = \frac{V R}{2R} - \frac{V R}{2R + \Delta R}$$

$$V_{BA} = \frac{V R (2R + \Delta R) - V R (2R)}{2R (2R + \Delta R)}$$

$$V_{BA} = \frac{V \cdot \Delta R}{2(2R + \Delta R)} \quad \text{if } V_B > V_A \text{ will be +ve}$$

gain $A_1, A_2 = 1$ & $A_3 = \frac{-R_2}{R_1}$

$$V_0 = V_{BA} \times \frac{R_2}{R_1}$$

$$V_0 \approx \frac{V \Delta R}{2(2R + \Delta R)} \left(\frac{R_2}{R_1} \right) \quad \left[V_0 \approx \frac{V \Delta R}{4R} \times \frac{R_2}{R_1} \right] \quad \Delta R \ll 2R$$


-1M

1M

2M

2.b

Inverting 2 Input Summing Amplifier CKT



Construction & Operation: All Input Signals to be Added are applied to the inverting input terminals of op-amp

Let consider 'B' is connected to ground due to Virtual ground concept the Node 'A' is also Virtual ground Input side

$$V_A = 0 \quad I_1 = \frac{V_1 - V_A}{R_1} = \frac{V_1}{R_1} \quad \text{--- (1)}$$

$$I_2 = \frac{V_2 - V_A}{R_2} = \frac{V_2}{R_2} \quad \text{--- (2)}$$

At node A'

$$I = I_1 + I_2$$

$$\text{output } I = \frac{V_A - V_0}{R_f} = -\frac{V_0}{R_f} \quad \text{--- (3)}$$

$$V_0 = -\left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 \right] \quad R_1 = R_2 = R_f$$

$$V_0 = -(V_1 + V_2)$$


Average circuit :-


if in the inverting summer ckt. the values of R are selected as

$$R_1 = R_2 = R$$

$$R_f = \frac{R}{2}$$

$$V_0 = -\left[\frac{R/2}{R_1} V_1 + \frac{R/2}{R} V_2 \right] = -\frac{V_1 + V_2}{2}$$

Question Number	Solution	Marks Allocated
2 c	<p><u>Virtual Ground concept</u> :- The differential input voltage V_d between the non-inverting and inverting input terminals is essentially zero due to large open loop gain of OP-AMP, the difference voltage V_d at the input terminals is almost ZERO</p> $V_o = V_d A_{OL} \quad A_{OL} \rightarrow \infty \quad V_d = 0$ $V_d = \frac{V_o}{A_{OL}}$ $(V_1 - V_2) = \frac{V_o}{\infty} = 0$ $V_1 = V_2$	<p>2m</p> <p>2m</p>
3 a	<p>First order buffer with Low pass filter</p>  <p>The closed loop gain A_0 of the OP-AMP is</p> $A_0 = \frac{V_o}{V_{in}} = 1 + \frac{R_f}{R_i} \quad \text{--- (1)}$ $V_i = V_{in} \times \frac{\frac{1}{sC}}{R + \frac{1}{sC}}$ $\frac{V_i(s)}{V_{in}(s)} = \frac{1}{1 + sRC} \quad \text{--- (2)}$	<p>2m</p> <p>1m</p> <p>1m</p>

Question Number	Solution	Marks Allocated
	$H(s) = \frac{V_o(s)}{V_{in}(s)} = \left[\frac{1 + R_f}{R_f} \right] \frac{1}{1 + sRC}$ $H(s) = \frac{A_0}{1 + sRC} \quad \text{where } \omega_n = \frac{1}{RC}$ $= \frac{A_0}{1 + \frac{s}{\omega_n}}$ $H(j\omega) = \frac{A_0}{1 + j\left(\frac{\omega}{\omega_n}\right)}$ $ H(j\omega) = \frac{A_0}{1 + j\left(\frac{f}{f_h}\right)} \quad f_h = \text{UPPER cut-off frequency}$ $f_h = \frac{1}{2\pi RC}$	- 1m
	$ H(j\omega) = \frac{A_0}{\sqrt{1 + \left(f/f_h\right)^2}}$	- 2m
	<p>if $f \ll f_h \quad H(j\omega) = A_0$ $f = f_h \quad = \frac{A_0}{\sqrt{2}}$ $f \gg f_h = 0$</p> 	- 1m


Subject Title :

Question Number

Solution

Marks Allocated

3.b. Voltage follower Regulator using OP-AMP



The OP-AMP is used as a comparator. The supply of OP-AMP is derived from input supply terminals. Hence OP-AMP supply voltage are $+V_{in}$ and ground. The inverting terminals of OP-AMP is connected to the output terminal

$$V_B = V_D$$

While the voltage at non-inverting terminal node A is Zener voltage V_2 .

$$V_A = V_2$$

Virtual ground


$$V_B = V_A$$


$$V_0 = V_2$$



.4m.

-2m



-2m.



Question Number	Solution	Marks Allocated
3.c	<p>Low pass filter Given data</p> <p>$f_H = 1\text{KHz}$</p> <p>Gain $A_F = 2$</p> <p><u>Solution</u> : Choose $C = 0.001\mu\text{F}$</p> $f_H = \frac{1}{2\pi RC} = \frac{1}{2\pi \times R \times 0.001 \times 10^{-6}}$ $R = \frac{1}{2 \times \pi \times 1 \times 10^3 \times 0.001 \times 10^{-6}}$ <p>$R = 159.15\text{K}\Omega$ (use $150\text{K}\Omega$) — (2 marks) 2m</p> $A_F = 2 = 1 + \frac{R_f}{R_1}$ $\frac{R_f}{R_1} = 1 \quad R_f = R_1$ <p>Choose $R_f = R_1 = 10\text{K}\Omega$ — (1 mark) 1m</p> <p>$R_f = 10\text{K}\Omega$</p>  <p>— (1 mark) 1m</p>	

Question Number	Solution	Marks Allocated
4-a	<p style="text-align: center;"><u>first order high pass butterworth filter</u></p>  <p>high pass filter is attenuates all the signal below specified cut-off frequency (f_L)</p> <p>Analysis of the 1st order High pass filter</p> <p>Voltage at non inverting terminal of the OP-Amp is</p> $V_A = V_{in} \left[\frac{R}{R - jX_C} \right] \quad -jX_C = -j \left(\frac{1}{2\pi f C} \right)$ $V_A = V_{in} \left[\frac{-\frac{R}{jX_C}}{\left(-\frac{R}{jX_C} \right) + 1} \right] = V_{in} \left[\frac{j2\pi f RC}{1 + j2\pi f RC} \right] \quad (1m)$ $V_A = V_{in} \left[\frac{j \left(\frac{f}{f_L} \right)}{1 + j \left(\frac{f}{f_L} \right)} \right] \quad f_L = \frac{1}{2\pi RC}$ <p style="text-align: right;">low cutoff frequency</p> <p>$V_O = A_F V_A$ $A_F = \left(1 + \frac{R_f}{R_i} \right)$ gain</p> $\frac{V_O}{V_i} = A_F \left[\frac{j \left(\frac{f}{f_L} \right)}{1 + j \left(\frac{f}{f_L} \right)} \right] \quad V_O = A_F V_{in} \left[\frac{j \left(\frac{f}{f_L} \right)}{1 + j \left(\frac{f}{f_L} \right)} \right]$	<p>(4 marks)</p> <p>(1m)</p>


Question Number	Solution	Marks Allocated
	$\frac{V_o}{V_{in}} = \frac{A_F \left(\frac{1}{f_L} \right)}{\sqrt{1 + \left(\frac{f}{f_L} \right)^2}} \quad \text{--- (2 marks)}$ <p>① at low frequencies $f < f_L$</p> $\left \frac{V_o}{V_{in}} \right < A_F$ <p>② $f = f_L = \left \frac{V_o}{V_{in}} \right = 0.707 A_F$</p> <p>③ $f > f_L \quad \left \frac{V_o}{V_{in}} \right \approx A_F$</p> 	<p>2M</p> <p>1M</p> <p>2M</p>
<p>4(b)</p>		<p>4M</p>



Question Number	Solution	Marks Allocated
	<p>Let voltage at Non Inverting terminal is V_2</p> <p>$V_A = V_2$ due Virtual ground $V_B = V_A = V_2$</p> <p>V_2 is voltage across R_2. if R_2 increase the OP-Amp output reduces. Through Control Transistor:</p> $V_{R_2} = V_2$ $V_{R_2} = V_2 = \frac{V_O R_2}{R_1 + R_2}$ $V_O = \frac{V_2 (R_1 + R_2)}{R_2} = V_2 \left(1 + \frac{R_1}{R_2} \right)$ <p>to maintain constant level of voltage.</p>	<div style="border: 1px solid black; border-radius: 50%; width: 40px; height: 40px; display: flex; align-items: center; justify-content: center; margin: auto;">2M</div>
4.c	<p><u>Solution:</u></p> <p>$R_1 = 820 \Omega$, $R_2 = 10k\Omega$ LM317</p> <p>$I_{adj} = 100 \mu A$</p> <p>When $R_2 = \text{minimum}$ $R_2 = 0 \Omega$</p> $V_O = 1.25 \left[1 + \frac{R_2}{R_1} \right] + I_{adj} R_2 = 1.25V \quad \text{--- (2 marks)}$ <p>When R_2 is maximum $R_2 = 10k\Omega$</p> $V_O = 1.25 \left(1 + \frac{10 \times 10^3}{820} \right) + 100 \times 10^{-6} \times 10 \times 10^3$ $= 17.49V \quad \text{--- (2 marks)}$ <p>The output voltage can be varied in the range 1.25V to 17.49V</p>	

Question Number	Solution	Marks Allocated
5.a	<p>Triangular / rectangular wave generator Integrators</p>  <p>The op-amp 'A' circuit is Schmitt trigger or Comparator while the op-amp B circuit is an Integrator. The output of Schmitt trigger is rectangular wave of amplitude $\pm V_{sat}$ and is applied to the inverting input of an integrator 'B' while the output of the Triangular wave generator integrator is feedback as input to Schmitt trigger through voltage divider R_2 & R_3.</p> 	<p>4M</p> <p>2M</p> <p>2M</p>

Question Number	Solution	Marks Allocated
5(b)	<p>Non Inverting zero crossing detector</p> <p>Reference voltage is zero</p>  <p>Input wave form</p>  <p>In a Non inverting zero crossing detector the OP-AMP is used in open loop mode. Inverting terminal of the OP-AMP is grounded and input is applied to non inverting terminal. also During +ve half cycle of input voltage the output voltage +Vsat. During -ve cycle the output voltage -Vsat. When the input signal crosses the zero level, the output also crosses zero.</p>	4m


The output voltage $-V_{sat}$. When the input signal crosses the zero level, the output also crosses zero



Question Number	Solution	Marks Allocated
5c	<p>Voltage to current Converter with Ground Load</p>  <p>Apply KCL at node V_1</p> $I_1 + I_2 = I_L$ $\frac{V_{in} - V_1}{R} + \frac{V_0 - V_1}{R} = I_L$ $V_{in} + V_0 - 2V_1 = I_L R$ $V_1 = \frac{V_{in} + V_0 - I_L R}{2}$ <p> $A = 1 + \frac{R_f}{R_i}$ $R_f = R = R_i$ $A = 1 + R/R = 2$ </p> $V_0 = 2V_1$ $= V_{in} + V_0 - I_L R, \quad V_{in} = I_L R$ $I_L = \frac{V_{in}}{R}$	<p>4m</p> <p>1m</p> <p>1m</p> <p>2m</p> <p>8m</p>


Question Number	Solution	Marks Allocated
6a	<p style="text-align: center;">Inverting Schmitt trigger</p> 	3m.
	<p style="text-align: center;">Transfer characteristics Schmitt trigger</p>  <p>When V_{in} is slightly positive from V_{ref}, the output gets driven into -ve saturation $-V_{sat}$</p> <p>When V_{in} become more negative than $-V_{ref}$, then output gets driven into positive saturation at $+V_{sat}$. the output voltage level change using controlled resistance R_1 & R_2</p> <p> $V_o = +V_{sat}$ (Upper threshold) $V_{UT} = \frac{+V_{sat} R_2}{R_1 + R_2}$ $V_o = -V_{sat}$ (Lower threshold) $V_{LT} = \frac{-V_{sat} R_2}{R_1 + R_2}$ </p>	2m 3m


Question Number	Solution	Marks Allocated										
<p>6.b</p>	<p>Comparison of Schmitt Trigger & Comparator</p> <table border="0" style="width: 100%;"> <tr> <td style="width: 50%; text-align: center;">Schmitt Trigger</td> <td style="width: 50%; text-align: center;">Comparator</td> </tr> <tr> <td>1. The feedback is used</td> <td>The feedback is not used</td> </tr> <tr> <td>2. The OP-Amp used is in closed loop mode</td> <td>The OP-Amp used is in open loop mode</td> </tr> <tr> <td>3. Hysteresis exists $H = V_{UT} - V_{LT}$</td> <td>The hysteresis does not exist.</td> </tr> <tr> <td>4. output voltage is either $+V_{sat}$ or $-V_{sat}$</td> <td>output voltage is either $+V_{sat}$ or $-V_{sat}$.</td> </tr> </table>	Schmitt Trigger	Comparator	1. The feedback is used	The feedback is not used	2. The OP-Amp used is in closed loop mode	The OP-Amp used is in open loop mode	3. Hysteresis exists $H = V_{UT} - V_{LT}$	The hysteresis does not exist.	4. output voltage is either $+V_{sat}$ or $-V_{sat}$	output voltage is either $+V_{sat}$ or $-V_{sat}$.	<p>4 marks</p>
Schmitt Trigger	Comparator											
1. The feedback is used	The feedback is not used											
2. The OP-Amp used is in closed loop mode	The OP-Amp used is in open loop mode											
3. Hysteresis exists $H = V_{UT} - V_{LT}$	The hysteresis does not exist.											
4. output voltage is either $+V_{sat}$ or $-V_{sat}$	output voltage is either $+V_{sat}$ or $-V_{sat}$.											
<p>6.c</p>	<p>Rc Phase Shift Oscillator using OP-Amp</p> <p>feedback voltage V_f</p> <p>feedback network.</p> <p style="text-align: right;">(4m)</p>											

Question Number	Solution	Marks Allocated
	<p>RC Phase Shift Oscillator using OP-AMP in inverting mode. The phase shift of 180° between input to output. The feedback network consists of 3 RC network each section produced 60° phase shift. Over all phase shift produced 360°. The frequency of oscillator circuit is given by</p> $f = \frac{1}{2\pi RC\sqrt{6}} \text{ Hz} \quad \text{--- (2m)}$ <p>At this frequency the gain of the OP-AMP must be at least 29 to 1 satisfy $AB = 1$</p> <p>Gain Amplifier of OP-AMP using inverting amplifier</p> $ A \geq \frac{R_f}{R_i} \geq 29 \quad R_f \geq 29 R_i$ <p>This is the frequency with which circuit oscillation</p> $\beta = \frac{1}{1 - 5 \times (\sqrt{6})^2} = -\frac{1}{29}$ $ \beta = \frac{1}{29}$ $ AB \geq 1$ $ A \beta \geq 1 \quad A \geq \frac{1}{ \beta } \geq \left(\frac{1}{\frac{1}{29}}\right)$ $\boxed{ A \geq 29} \quad \text{--- (2m)}$	8m



Question Number	Solution	Marks Allocated
7a.	<p data-bbox="335 246 1292 324">Non-saturating Precision Half Wave Rectifier</p>  <p data-bbox="319 817 1340 1422"><u>Operation:</u> When V_{in} is positive the OP-AMP output goes negative then D_2 diode is reverse biased and output is zero. The diode D_1 gets forward biased due to negative output voltage. This tends to pull OP-AMP inverting terminal in a negative direction. This causes OP-AMP output to go positive. (2m)</p> <p data-bbox="335 1366 1300 1713">When V_{in} is negative, the OP-AMP output is positive which makes D_2 forward biased and D_1 reverse biased. The circuit acts as an inverting amplifier producing (2m)</p> <p data-bbox="367 1713 1268 2004">$V_o = -\left(\frac{R_f}{R_1}\right) V_{in}$ When $R_f = R_1$, then a negative half cycle of V_{in} produces a positive half cycle of V_{in}. (2m)</p>	10m

Question Number	Solution	Marks Allocated
7.a		
7.b	<p>Successive Approximation Type ADC</p>  <p> Analog Input V_i Start of conversion EOC Conversion end Clock in SAR $b_1, b_2, b_3, \dots, b_n$ $b_1, b_2, b_3, \dots, b_n$ DAC output of DAC (5m) </p>	

Question Number	Solution	Marks Allocated
7b	<p>The block diagram of Successive approximation A/D Converter. It consists of a DAC, a Comparator and a Successive approximation register (SAR)</p> <p>The external clock input sets the internal timing parameters. The control signal Start of Conversion initiates an A/D conversion process and end of conversion signal is activated when the conversion is completed.</p> <p style="text-align: right;">— (3m)</p>  <p>Start Start of Conversion</p> <p>END (2m)</p> <p>Clock 1 2 3</p> <p style="margin-left: 100px;">Conversion 1 Conversion 2 Conversion 3</p>	10m

Question Number	Solution	Marks Allocated
8a	<p><u>R-2R Ladder DAC</u></p>  <p>Binary Information</p> <p>R-2R Ladder DAC using only two resistor values. Each bit of the binary word connects the corresponding switch either to ground or to the inverting input terminal of the op-amp which is at the virtual ground. The current flow through resistance is constant and is independent of switch position. Then current can be given as</p> $I_1 = \frac{VR}{2R}, \quad I_2 = \frac{VR/2}{2R} = \frac{I_1}{2}$ $I_3 = \frac{VR/4}{2R} = \frac{I_1}{4}, \quad I_n = \frac{VR/2^{n-1}}{2R} = \frac{I_1}{2^{n-1}}$ <p>Output voltage V_o is given</p> $V_o = -I_T R_f$ $V_o = -R_f (I_1 + I_2 + I_3 + \dots + I_n)$ $= -R_f \left(b_1 \frac{VR}{2R} + b_2 \frac{VR}{2R} + b_3 \frac{VR}{2R} + \dots + b_n \frac{VR}{2^n R} \right)$ <p>$R_f = R$</p> $V_o = -VR \left(b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3} + \dots + b_n 2^{-n} \right)$ <p style="text-align: right;">(5m)</p>	10m.

Question Number	Solution	Marks Allocated
8.b	<p style="text-align: center;">Precision full wave Rectifier</p> <p style="text-align: center;">Precision half wave rectifier</p> <p style="text-align: center;">Summing ckt</p> <p style="text-align: center;">- (4m)</p> <p>Full wave rectifier constructed using Precision half wave rectifier & summing circuit</p> <p>When V_{in} is +ve, $V_A = V_{in}$, HW R output is $V_B = -2V_{in}$</p> <p>$R_f = 2R_1$, V_A & V_B two inputs of summing Amplifier</p> $V_O = - \left[\frac{R_6}{R_4} V_A + \frac{R_6}{R_5} V_B \right] \quad R_5 = R_4$ $V_O = - \frac{R_6}{R_4} [V_A + V_B] = - \frac{R_6}{R_4} [-V_{in}] = \frac{R_6}{R_4} V_{in}$ <p>for -ve cycle of V_{in}</p> $V_A = -V_{in}, \quad V_B = 0$ $V_O = - \left[\frac{R_6}{R_4} V_A + \frac{R_6}{R_5} V_B \right] \quad - (4m)$ <div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 0 auto;"> $V_O = + \frac{R_6}{R_4} V_{in}$ </div>	10m


Question Number	Solution	Marks Allocated
		
<p>9 -a</p>	<p>Block diagram Phase locked Loop (PLL)</p> 	

Question Number	Solution	Marks Allocated
Q.9	<p>PLL is basically a closed loop system designed to lock the output frequency and phase to the frequency and phase of an input signal.</p> <p><u>Operation</u> : It consists of ① Phase detector ② Low pass filter ③ Error amplifier ④ Voltage Controlled oscillator (VCO) — (2m)</p> <p>The phase detector compares the input frequency f_s with the feedback frequency f_o and generates an output signal which is a function of difference between the phases of the two input signals. The output signal of the phase detector is a dc voltage. The output of phase detector is applied to low pass filter to remove high frequency noise from the dc voltage. The output of LPF without high frequency noise is often referred to an error voltage or control voltage for VCO.</p> <p>The VCO is an oscillator circuit in which the frequency of oscillation can be controlled by an externally applied voltage. — (3m)</p>	10m.


Question Number	Solution	Marks Allocated
-----------------	----------	-----------------

Q. b

Block diagram of Internal Structure of 555 Timer



8 pin IC Timer



Explanation each pin and blocks
 555 Timer consists of two comparators and voltage divider consists of 3 equal resistors. Due to voltage divider the voltage of non-inverting comparator 2 is fixed at $\frac{V_{cc}}{3}$. The comparator 2 output goes high then output is given to reset input RS FF high output.

10m.

Question Number	Solution	Marks Allocated
10(a)	<p><u>Monostable Operation</u> <u>555 Timer</u></p> <p>Trigger $\approx \frac{V_{CC}}{3}$</p> <p>Output $\text{---} \text{ } \textcircled{2m}$</p> <p>Trigger $\text{---} \text{ } \textcircled{4m}$</p> <p>Trigger $\text{---} \text{ } \textcircled{3m}$</p> <p>Threshold Capacitor Voltage</p> <p>Output $\text{---} \text{ } \textcircled{1m}$</p> <p>Time constant $\approx 1.1RC$</p>	12m.

Question Number	Solution	Marks Allocated
10.b	<p>(i) Lock range : When PLL is in lock, it can track frequency changes in the incoming signal. The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock range. — (2m)</p> <p>(ii) Capture range: The range of frequencies over which the PLL can acquire lock with an input signal is called the capture range. It is also expressed as a % of f_0. — (2m)</p> <p>(iii) Pull in Time: The capture of an input signal does not take place as soon as the signal is applied but it takes finite time. The total time taken by the PLL to establish lock is called Pull in time. — (2m)</p> <p>(iv) Tracking Range: The range of frequencies over which PLL will track the input frequency signal and remains locked is referred as PLL lock range. The lock range is usually a band of frequencies above and below the PLL free running frequency as described.</p> <p style="text-align: center;">~ ~ ~ — (2m)</p>	8m.