

USN

--	--	--	--	--	--	--	--

Internal Assessment Test III – AUG 2022

Sub:	MICROCONTROLLER AND EMBEDDED SYSTEM Sub Code:			18CS44	Branch :	CSE
Date:	29/08/22	Duration :	90 mins Max Marks: 50 Sem / Sec:	IV Sem A/B/C		OBE
			Answer any FIVE FULL Questions		MARKS	CO RBT
1	<p><b>Discuss the operational and non-operational quality attributes of an Embedded systems.</b>            Solution:            Quality attributes are the non-functional requirements that need to be documented properly in any system design.            The Quality attributes of any embedded system are classified into two, namely</p> <ol style="list-style-type: none"> <li>1. Operational Quality Attributes</li> <li>2. Non-Operational Quality Attributes</li> </ol> <p>1. Operational Quality Attributes            The operational quality attributes represent the relevant quality attributes related to the embedded system when it is in the operational mode or online mode.            The important quality attributes are</p> <ol style="list-style-type: none"> <li>a. Response</li> <li>b. Throughput</li> <li>c. Reliability</li> <li>d. Maintainability</li> <li>e. Security</li> <li>f. Safety</li> </ol> <p>The important Non Operational Attributes quality attributes are</p> <ol style="list-style-type: none"> <li>a. Testability &amp; Debug-ability</li> <li>b. Evaluability</li> <li>c. Portability</li> <li>d. Time to prototype and market</li> <li>e. Per unit and total cost.</li> </ol>			[10] [5] [5]	CO 1	L1
2	<p>a) Explain the fundamental issues in hardware-software co-design.</p> <p><b>The following issues are some of the fundamental issues in hardware software co-design.</b></p> <p><b>1. Selecting the model</b> - System models are used for capturing and describing the system characteristics. A model is a formal system consisting of objects and composition rules.</p>			[10] [6] [4]	CO 1	L2,L3 Internal Assessment Test III – AUG

<p>It is hard to make a decision on which model should be followed in a particular system design. Most often designers switch between a varieties of models from the requirements specification to the implementation of the system design.</p> <p><b>2. Selecting the Architecture</b> - A model only captures the system characteristics and does not provide information on how the system can be manufactured?</p> <p>The architecture specifies how a system is going to implement in terms of the number and different types of components and the interconnection among them.</p> <p>Some of the commonly used architectures in system design are</p> <p><b>i. The controller architecture</b> - implements the finite state machine model using a state register and two combinational circuits. The state register holds the present state and the combinational circuit's implement the logic for next state and output.</p> <p><b>ii. The datapath architecture</b> - is best suited for implementing the data flow graph model where the output is generated as a result of a set of predefined computations on the input data.</p> <p>A datapath represents a channel between the input and output and in datapath architecture the datapath may contain registers, counters, register files, memories and ports along with high speed arithmetic units.</p> <p><b>iii. The Finite State Machine Datapath (FSMD)</b> – this architecture combines the controller architecture with datapath architecture. It implements a controller with datapath.</p> <p>The controller generatethe control input whereasthe datapath processesthe data. The datapath contains two types of I/O ports, out of which one acts as the control port for receiving/sending the control signals from/to the controller unit and the second I/O port interfaces the datapath with external world for data input and data output.</p> <p><b>iv. The Complex Instruction Set Computing (CISC)</b> - architecture uses an instruction set representing complex operations. It is possible for a CISC instruction set to perform a large complex operation with a single instruction.</p> <p>The use of a single complex instruction in place of multiple simple instructions greatly reduces the program memory access and program memory size requirement.</p> <p><b>v. The Very Long Instruction Word (VLIW)</b> - architecture implements multiple functional units (ALUs, multipliers, etc.) in the datapath. The VLIW instruction packages one standard instruction per functional unit of the datapath.</p>			<p>2022</p> <p>Sub:</p> <p>MIC ROC ONT ROLL ER AND EMB EDD ED SYST EM Sub Code :</p> <p>18CS 44</p> <p>Branch:</p> <p>CSE</p> <p>Date :</p> <p>29/0 8/22</p> <p>Duration:</p> <p>90 mins Max Marks: 50 Sem / Sec:</p> <p>IV Sem A/B/ C</p> <p>OBE</p>
---	--	--	---

	<p><b>vi. Parallel processing architecture</b> - implements multiple concurrent Processing Elements (PEs) and each processing element may associate a datapath containing register and local memory.</p> <p><b>Single Instruction Multiple Data (SIMD) and Multiple Instruction Multiple Data (MIMD)</b> architectures are examples for parallel processing architecture.</p> <p>In SIMD architecture, a single instruction is executed in parallel with the help of the Processing Elements. On the other hand, the processing elements of the MIMD architecture execute different instructions at a given point of time.</p> <p><b>3. Selecting the language</b> - A programming language captures a Computational Model and maps it into architecture. Any programming language can be used.</p> <p>A model can be captured using multiple programming languages like C, C++, C#, Java, etc. for software implementations and for hardware implementations languages like VHDL, System C, Verilog, etc.</p> <p>On the other hand, a single language can be used for capturing a variety of models. Certain languages are good in capturing certain computational model. For example, C++ is a good candidate for capturing an object oriented model.</p> <p><b>4. Partitioning System Requirements into hardware and software</b> - From an implementation perspective, it may be possible to implement the system requirements in either hardware or software (firmware). It is a tough decision making task to figure out which one to opt. various hardware software trade-offs are used for making a decision on the hardware software partitioning.</p> <p>b) Explain different communication buses used in automotive applications</p> <p>Automotive applications make use of serial buses for communication, which greatly reduces the amount of wiring required inside a vehicle.</p> <p>Different types of serial interface buses deployed in automotive embedded applications are</p> <p><b>1. Controller Area Network (CAN)</b> - The CAN bus was originally proposed by <b>Robert Bosch</b>. It supports medium speed with data rates up to 125 Kbps and high speed with data rates up to 1Mbps data transfer.</p> <p>CAN is an event-driven protocol interface with support for error handling in data transmission. It is generally employed in safety system like airbag control; power train systems like engine control and Antilock Brake System (ABS); and navigation systems like GPS etc.</p> <p><b>2. Local Interconnect Network (LIN)</b> - LIN bus is a single master multiple slave (up to 16 independent slave nodes) communication interface. LIN is a</p>			<p>Answer any FIVE FULL Questions</p> <p>MAR KS</p> <p>CO</p> <p>RBT</p> <p>1</p> <p>Discuss the operational and non-operational quality attributes of an Embedded systems.</p> <p>Solution:</p> <p>Quality attribute</p>
--	--	--	--	---

low speed, single wire communication interface with support for data rates up to 20 Kbps and is used for sensor/actuator interfacing.

LIN bus is employed in applications like mirror controls, fan controls, seat positioning controls, window. Controls, and position controls where response time is not a critical issue.

**3. Media-Oriented System Transport (MOST) Bus** - The Media-oriented system transport (MOST) is targeted for automotive audio/video equipment interfacing, used primarily in European cars.

A MOST bus is a multimedia fibre-optic point-to-point network implemented in a star, ring' or daisy chained topology over optical fibre cables.

The MOST bus-specifications define the physical layer as well as the application layer, network layer, and media access control.

MOST bus is an optical fibre cable connected between the Electrical Optical Converter (EOC) and Optical Electrical Converter (OEC), which would translate into the optical cable MOST bus.

s are the non-functional requirements that need to be documented properly

in any system design.

The Quality attributes of any embedded system are classified into two, namely

1. Operational Quality Attributes

			<p>2. Non-Operational Quality Attributes</p> <p>1. Operational Quality Attributes</p> <p>The operational quality attributes represent the relevant quality attributes related to the embedded system when it is in the oper</p>
--	--	--	---

				<p>ational mode or online mode.</p> <p>The important quality attributes are</p> <ul style="list-style-type: none"><li>a. Response</li><li>b. Throughput</li><li>c. Reliability</li><li>d. Maintainability</li><li>e. Security</li><li>f. Safety</li></ul> <p>The important Non Operational Attributes</p>
--	--	--	--	---

				quality attributes are
				a. Testability & Debugability
				b. Evaluability
				c. Portability
				d. Time to prototype and market
				e. Per unit and total cost.
				[10]
				[5]
				[5]
				CO1
				L1

2

Explain the fundamental issues in hardware-software co-design.

The following issues are some of the fundamental issues in hardware software co-design.

1. Selecting the model - System models are used for capt



			<p>uring and describing the system characteristics . A model is a formal system consisting of objects and composition rules .</p> <p>It is hard to make a decision on which model should be followed in a particular system design. Most</p>
--	--	--	--

				<p>often designers switch between a varieties of models from the requirements specification to the implementation of the system design.</p> <p>2. Selecting the Architecture - A model only captures the system characteristics and</p>
--	--	--	--	---

			<p>does not provide information on how the system can be manufactured?</p> <p>The architecture specifies how a system is going to implement in terms of the number and different types of components and the interconnection</p>
--	--	--	--

ng  
the  
m.

Some  
of  
the  
com  
monl  
y  
used  
archi  
tectu  
res  
in  
syste  
m  
desig  
n are

i.  
The  
cont  
rolle  
r  
archi  
tectu  
re -  
impl  
eme  
nts  
the  
finite  
state  
mac  
hine  
mod  
el  
usin  
g a  
state  
regis  
ter  
and  
two  
com  
binat  
ional  
circu  
its.  
The  
state  
regis  
ter

			<p>holds the present state and the combinational circuit's implementation the logic for next state and output.</p> <p>ii. The datapath architecture - is best suited for implementing the data flow graph model where the output is generated as a result</p>
--	--	--	---

			<p>t of a set of predefined computations on the input data.</p> <p>A data path represents a channel between the input and output and in data path architecture the data path may contain registers, counters, register files, memories and port</p>
--	--	--	---

				<p>s along with high speed arith meti c units .</p> <p>iii. The Finite State Mac hine Data path (FSM D) – this archi tectu re com bine s the cont rolle r archi tectu re with data path archi tectu re. It impl eme nts a cont rolle r with data path. The</p>
--	--	--	--	--

				cont rolle r gene rates the cont rol input t wher east he data path proc esse sthe data. The data path cont ains two type s of I/O port s, out of whic h one acts as the cont rol port for recei ving/ send ing the cont rol signa ls from /to the
--	--	--	--	---



				<p>controller unit and the second I/O port interfaces the data path with external world for data input and data output.</p> <p>iv. The Complex Instruction Set Computing (CISC) - architecture uses an instruction set representing complex operation</p>
--	--	--	--	---

			<p>s. It is possible for a CISC instruction set to perform a large complex operation with a single instruction.</p> <p>The use of a single complex instruction in place of multiple simple instructions greatly reduces the program memory</p>
--	--	--	--

access and program memory size requirement.

v. The Very Long Instruction Word (VLIW) - architecture implements multiple functional units (ALUs, multipliers, etc.) in the data path. The VLIW instruction packages one stan

				<p>standard instruction per functional unit of the data path.</p> <p>vi. Parallel processing architecture - implements multiple concurrent Processing Elements (PEs) and each processing element may associate a data path containing register</p>
--	--	--	--	--

and local memory.

Single Instruction Multiple Data (SIMD) and Multiple Instruction Multiple Data (MIMD) architectures are examples for parallel processing architecture.

In SIMD architecture, a single instruction is executed

			<p>uted in parallel with the help of the Processing Elements. On the other hand, the processing elements of the MIMD architecture execute different instructions at a given point of time.</p> <p>3. Selecting the language - A prog</p>
--	--	--	--

			<p>ram ming lang uage capt ures a Com puta tiona l Mod el and map s it into archi tectu re. Any prog rami ng lang uage can be used .</p> <p>A mod el can be capt ured usin g mult iple prog ram ming lang uage s like C, C++, C#, Java, etc. for</p>
--	--	--	--

software implementations and for hardware implementations languages like VHDL, SystemC, Verilog, etc.

On the other hand, a single language can be used for capturing a variety of models. Certain languages are good in capturing



			<p>uring certa in com puta tiona l mod el. For exa mple , C++ is a good cand idate for capt uring an obje ct orie nted mod el.</p> <p>4. Parti tioni ng Syste m Requ irem ents into hard ware and soft ware - From an impl eme ntati on pers pecti ve, it may</p>
--	--	--	---

			<p>be possible to implement the system requirements in either hardware or software (firmware). It is a tough decision making task to figure out which one to opt. various hardware software trade-offs are used for making a decis</p>
--	--	--	--

ion  
on  
the  
hard  
ware  
soft  
ware  
parti  
tioni  
ng.

Expl  
ain  
diffe  
rent  
com  
muni  
catio  
n  
buse  
s  
used  
in  
auto  
moti  
ve  
appli  
catio  
ns

Auto  
moti  
ve  
appli  
catio  
ns  
mak  
e  
use  
of  
seria  
l  
buse  
s for  
com  
muni  
catio  
n,  
whic  
h  
great  
ly  
redu  
ces

				<p>the amount of wiring required inside a vehicle.</p> <p>Different types of serial interface buses deployed in automotive embedded applications are</p> <ol style="list-style-type: none"><li>1. Controller Area Network (CAN) - The CAN bus was originally proposed</li></ol>
--	--	--	--	---

by Robert Bosch. It supports medium speed with data rates up to 125 Kbps and high speed with data rates up to 1Mbps data transfer.

CAN is an event-driven protocol interface with support for error handling in data transmission.

			<p>It is generally employed in safety systems like airbag control; power train systems like engine control and Antilock Brake System (ABS); and navigation systems like GPS etc.</p> <p>2. Local Interconnect Network (LIN) - LIN bus</p>
--	--	--	---

				<p>is a single master multiple slave (up to 16 independent slave nodes) communication interface. LIN is a low speed, single wire communication interface with support for data rates up to 20 Kbps and is used for sensor/actuator inter</p>
--	--	--	--	--

				<p>facin g.</p> <p>LIN bus is empl oyed in appli catio ns like mirr or cont rols, fan cont rols, seat posit ionin g cont rols, wind ow. Cont rols, and posit ion cont rols wher e resp onse time is not a critic al issue .</p> <p>3. Medi a-Ori ente d Syste m</p>
--	--	--	--	---



				<p>Transport (MOST) Bus - The Media-oriented system transport (MOST) is targeted for automotive audio/video equipment interfacing, used primarily in European cars.</p> <p>A MOST bus is a multimedia fibre-optic point-to-point</p>
--	--	--	--	--

				<p>t netw ork impl eme nted in a star, ring' or daisy chai ned topo logy over optic al fibre cabl es.</p> <p>The MOS T bus- speci ficati ons defin e the physi cal layer as well as the appli catio n layer , netw ork layer , and medi a acce ss cont rol.</p>
--	--	--	--	---

				<p>MOS T bus is an optical fibre cable connected between the Electrical Optical Converter (EOC) and Optical Electrical Converter (OEC), which would translate into the optical cable MOS T bus.</p> <p>[10]</p> <p>[6]</p>
--	--	--	--	--

[4]

CO1

L2,L3

3

With FSM model, discuss the design and operation of automatic coffee vending

machine.

Solution:

[OBJ]

The FSM representation for the above requirement is shown

				<p>in the below figure. It contains four states namely</p> <ol style="list-style-type: none"><li>i. Wait for coin</li><li>ii. Wait for User Input</li><li>iii. Dispense Tea</li><li>iv. Dispense Coffee.</li></ol> <p>The event 'Insert Coin' (5 rupee coin insertion), transitions the state</p>
--	--	--	--	---

to 'Wait for User Input'. The system stays in this state until a user input is received from the buttons 'Cancel', 'Tea' or 'Coffee'.

If the event triggered in 'Wait State' is 'Cancel' button press, the coin is pushed out

			<p>and the state “transitions to ‘Wait for Coin’ .</p> <p>If the event received in the ‘Wait State’ is either “Tea’ button press, or ‘Coffee’ button press, the state changes to ‘Dispense Tea’ and ‘Dispense Coffee’ respectively.</p> <p>Once</p>
--	--	--	---

the coffee/tea vending machine is over, the respective states transition back to the 'Wait for Coin' state.

A few modifications like adding a timeout for the 'Wait State' (Currently the 'Wait State' is infinite; it can be redesigned to



				<p>a time out base d 'Wai t State ' . If no user inpu t is recei ved withi n the time out peri od, the coin is retur ned back and the state auto mati cally trans ition s to 'Wai t for Coin' on the time out even t) and capt uring othe r even ts like, 'Wat</p>
--	--	--	--	--

			<p>er not available', 'Tea/Coffee Mix not available' and changing the state to an 'Error State' can be added to enhance this design.</p> <p>[10]</p> <p>[4]</p> <p>[6]</p> <p>CO1, CO2</p> <p>L2,L3</p> <p>4</p> <p>Define Process. Explain in detail</p>
--	--	--	---

			<p>I the structure, memory organization and state transition of the process.</p> <p>Solution:</p> <p>Process</p> <p>A 'Process' is a program, or part of it, in execution.</p> <p>Process also known as an instance of a program in execution.</p> <p>Mult</p>
--	--	--	--

iple instances of the same program can execute simultaneously.

A process requires various system resources like CPU for executing the process;

memory for storing the code corresponding to the process and associate

				<p>d variables,  I/O devices for infor mati on exch ange , etc.</p> <p>The Struc ture of a Proc ess</p> <p>The conc ept of 'Proc ess' lead s to conc urre nt exec utio n (pse udo paral lelis m) of tasks</p> <p>and ther eby the effici ent utilis ation of the</p>
--	--	--	--	--

				<p>CPU and other system resources.</p> <p>Concurrent execution is achieved through the sharing of CPU among the processes.</p> <p>A process mimics (imitate) as a processor in properties and holds a set of registers, proc</p>
--	--	--	--	--

				<p>ess statu s, a Prog ram Coun ter (PC) to poin t to the next exec utabl e instr uctio n of</p> <p>the proc ess, a stack for holdi ng the local varia bles asso ciate d with the proc ess and the</p> <p>code corr espo ndin g to the proc ess.</p> <p>This can be</p>
--	--	--	--	---

visualised in below figure

A process which inherits all the properties of the CPU can be considered as a virtual

processor, awaiting its turn to have its properties switched into the physical

processor.



			<p>When the process gets its turn, its registers and the program counter register mapped to the physical registers of the CPU.</p> <p>A process which inherits all the properties of the CPU can be considered as a virtual</p>
--	--	--	---

				<p>processor, awaiting its turn to have its properties switched into the physical processor.</p> <p>When the process gets its turn, its registers and the program counter register mapped to the physical registers of the</p>
--	--	--	--	--

			<p>CPU.</p> <p>rom a mem ory pers pecti ve, the mem ory occu pied by the proc ess is segr egat ed into</p> <p>thre e regio ns, nam ely, Stac k mem ory, Data mem ory and Code mem orya s sho wn in</p> <p>abov e figur e.</p> <p>The 'Stac k'</p>
--	--	--	---

				<p>memory holds all temporary data such as variables local to the process.</p> <p>Data memory holds all global data for the process.</p> <p>Process States and State Transition</p> <p>The creation of a process to its termination is not a single</p>
--	--	--	--	---

				<p>step operation . The process</p> <p>traverses through a series of states during its transition from the newly created state to the terminated state .</p> <p>The cycle through which a process changes its state from 'newly created'</p>
--	--	--	--	--

			<p>to 'exec utio n com plete d' is kno wn as 'Proc ess Life Cycl e'.</p> <p>The vario us state s thro ugh whic h a proc ess trave rses duri ng a Proc ess Life Cycl e</p> <p>indic ates the curr ent statu s of the proc ess with resp ect to time and</p>
--	--	--	--

also provides

information on what it is allowed to do next.

- Below figure represents the various states associated with a process.

The state at which a process is being created is referred as 'Created

			<p>State ' The  Oper ating Syste m reco gnise s a proc ess in the 'Crea ted State ' but no reso urce s are  alloc ated to the proc ess.  The state , wher e a proc ess is ince pted into the mem ory and awai ting the proc esso r  time</p>
--	--	--	--



			<p>for execution, is known as 'Ready State'. At this stage, the process is placed in the 'Ready list' queue maintained by the OS.</p> <p>The state where the source code instructions corresponding to the process is being</p>
--	--	--	---

			<p>executed is called 'Running State'. At which the process execution happens.</p> <p>Blocked State /Wait State refers to a state where a running process is temporarily suspended from execution and does not have immediate</p>
--	--	--	---

access to resources.

The blocked state might be invoked by various conditions like: the process enters a

wait state for an event to occur (e.g. Waiting for user inputs such as keyboard input)

or waiting for getti

ng  
acce  
ss to  
a  
shar  
ed  
reso  
urce

A  
state  
wher  
e the  
proc  
ess  
com  
plete  
s its  
exec  
utio  
n is  
kno  
wn  
as  
'Com  
plete  
d  
State  
'.

The  
trans  
ition  
of a  
proc  
ess  
from  
one  
state  
to  
anot  
her  
is  
kno  
wn  
as  
'Stat  
e  
trans  
ition'  
.

Whe  
n a

				<p>process changes its state from Ready to running or from running to blocked or terminated or from blocked to running, the CPU allocation for the process may also change.</p> <p>[10]</p> <p>[4]</p> <p>[6]</p>
--	--	--	--	---

CO2

L4

5

With a neat diagram, explain operating system architecture.

Solution:

The Operating System (OS) acts as a bridge between the user applications/tasks and the underlying system resources through

			<p>a set of system functionalities and services.</p> <p>» The primary functions of an operating systems are –</p> <p>»</p> <p>Make the system convenient to use</p> <p>»</p> <p>Organize and manage the system resources efficiently and correctly.</p>
--	--	--	---

The following Figure gives an insight into the basic components of an operating system and their interfaces with rest of the world.

The Kernel:

» The kernel is the core



of the operating system. It is responsible for managing the system resources and the communication among the hardware and other system services.

» Kernel acts as the abstraction layer between system reso

urce  
s  
and  
user

appli  
catio  
ns.

»  
Kern  
el  
cont  
ains  
a set  
of  
syste  
m  
libra  
ries  
and  
servi  
ces.

» For  
a  
gene  
ral  
purp  
ose  
OS,  
the  
kern  
el  
cont  
ains  
diffe  
rent  
servi  
ces  
like  
mem  
ory  
man  
age  
men  
t,  
proc  
ess  
man  
age  
men  
t,  
time

				<p>man age men t, file syste m man age men t, I/O syste m man age men t.</p> <p>Proc ess Man age men t: deal s with man agin g the proc ess/ tasks .</p> <p>»</p> <p>Proc ess man age men t inclu des –</p> <p>»</p> <p>setti ng up a mem ory for</p>
--	--	--	--	---



				<p>Block (PCB)</p> <p>»</p> <p>inter process communication and synchronization</p> <p>»</p> <p>process termination/deletion, etc.</p> <p>Primary Memory Management: refers to a volatile memory (RAM), where</p> <p>processes</p>
--	--	--	--	---

			<p>s are loaded and variables and shared data are stored.</p> <p>»</p> <p>The Memory Management Unit (MMU) of the kernel is responsible for –</p> <p>»</p> <p>Keeping a track of which part of the memory area is currently used by</p>
--	--	--	---

which process

»

Allocating and De-allocating memory space on a need basis .

File System Management:  
File is a collection of related information. A file could be a program (source code or executable), text files,

				<p>image files, word documents, audio/video files, etc.</p> <p>» A file system management service of kernel is responsible for –</p> <p>»</p> <p>The creation, deletion and alteration of files</p> <p>»</p> <p>Creation, deletion, and alteration of</p>
--	--	--	--	---



				<p>directories</p> <p>»</p> <p>Saving of files in the secondary storage memory</p> <p>»</p> <p>Providing automatic allocation of file space based on the amount of free running space available</p> <p>»</p> <p>Providing flexible naming</p>
--	--	--	--	---

conversion for the files.

I/O System (Device) Management: Kernel is responsible for routing the I/O requests coming from different user applications to the appropriate I/O devices of the system.

» In a well structured

				<p>OS, direct access to I/O devices is not allowed; access to them is established through Application Programming Interface (API)</p> <p>»</p> <p>The kernel maintains list of all the I/O devices of the system.</p> <p>»</p> <p>„Device</p>
--	--	--	--	---

				<p>Manager " of the kernel is responsible for handling all I/O related operations.</p> <p>»</p> <p>The Device Manager is responsible for –</p> <p>»</p> <p>Loading and unloading of device drivers</p> <p>»</p> <p>Exchanging information</p>
--	--	--	--	---

and the system specific control signals to and from the device.

Protection Systems: Modern operating systems are designed in such way to support multiple users with different levels of access permissions.

» The prot

				<p>ection deals with implementing the security policies to restrict the access of system resources and particular user by different applications or processes and different user.</p> <p>[10]</p> <p>[4]</p> <p>[6]</p> <p>CO2</p> <p>L1,L3</p>
--	--	--	--	---

6

Illustrate the concept of "deadlock" with a neat diagram. Mention the different conditions favor a deadlock situation.

Solution:

Deadlock is the condition in which a process is waiting for a resource held by

			<p>another process which is waiting for a resource held by the first process; hence, none of the processes are able to make any progress in their execution.</p> <p>Process A holds a resource „x“ and it wants a resource „y“ held by</p>
--	--	--	--



			<p>Process B. Process B is currently holding resource „y“ and it wants the resource „x“ which is currently held by Process A. Both hold the respective resources and they compete each other to get the resource held by the respective</p>
--	--	--	---

e  
proc  
esse  
s.

Cond  
ition  
s  
Favo  
ring  
Dea  
dloc  
k:

Mut  
ual  
Exclu  
sion:  
The  
crite  
ria  
that  
only  
one  
proc  
ess  
can  
hold  
a  
reso  
urce  
at a  
time.  
Mea  
ning  
proc  
esse  
s  
shou  
ld  
acce  
ss  
shar  
ed  
reso  
urce  
s  
with  
mut  
ual  
exclu  
sion.


				<p>Hold &amp; Wait : The condition in which a process holds a shared resource by acquiring the lock controlling the shared access and waiting for additional resources held by other processes.</p> <p>No Resource Preemption: The crite</p>
--	--	--	--	--

ria that Operating System cannot take back a resource from a process which is currently holding it and the resource can only be released voluntarily by the process holding it.

Circular Wait : A process is waiting for a resource which

			<p>h is currently held by another process which in turn is waiting for a resource held by the first process. In general there exists a set of waiting processes <math>P_0, P_1, \dots, P_n</math> with <math>P_0</math> is waiting for a resource held by <math>P_1</math> and <math>P_1</math> is waiti</p>
--	--	--	--

				<p>ng for a reso urce held by P0, ..... ,Pn is</p> <p>waiti ng for a reso urce held by P0 and P0 is waiti ng for a reso urce held by Pn and</p> <p>[10]</p> <p>[3]</p> <p>[3]</p> <p>[4]</p> <p>CO2</p> <p>L4</p>
3	<p>With FSM model, discuss the design and operation of automatic tea/coffee vending machine.</p> <p>Solution:</p>	<p>[10]</p> <p>[4]</p> <p>[6]</p>	<p>C O 1, C O 2</p>	<p>L2,L3</p>



The FSM representation for the above requirement is shown in the below figure. It contains four states namely

- i. Wait for coin
- ii. Wait for User Input
- iii. Dispense Tea
- iv. Dispense Coffee.

The event 'Insert Coin' (5 rupee coin insertion), transitions the state to 'Wait for User Input'. The system stays in this state until a user input is received from the buttons 'Cancel', 'Tea' or 'Coffee'.

If the event triggered in 'Wait State' is 'Cancel' button press, the coin is pushed out and the state "transitions to 'Wait for Coin'.

If the event received in the 'Wait State' is either "Tea' button press, or 'Coffee' button press, the state changes to 'Dispense Tea' and 'Dispense Coffee' respectively.

Once the coffee/tea vending is over, the respective states transition back to the 'Wait for Coin' state.

A few **modifications** like adding a timeout for the 'Wait State' (Currently the 'Wait State' is infinite; it can be re-designed to a timeout based 'Wait State'. If no user input is received within the timeout period, the coin is returned back and the state automatically transitions to 'Wait for Coin' on the timeout event) and capturing other events like, 'Water not available', 'Tea/Coffee Mix not available' and changing the state to an 'Error State' can be added to enhance this design.

4	<p><b>Define Process. Explain in detail the structure, memory organization and state transition of the process.</b></p> <p>Solution:</p> <p>Process</p> <p>A 'Process' is a program, or part of it, in execution.  Process also known as an instance of a program in execution.  Multiple instances of the same program can execute simultaneously.  A process requires various system resources like CPU for executing the process; memory for storing the code corresponding to the process and associated variables, I/O devices for information exchange, etc.</p> <p>The Structure of a Process</p> <p>The concept of 'Process' leads to concurrent execution (pseudo parallelism) of tasks and thereby the efficient utilisation of the CPU and other system resources.  Concurrent execution is achieved through the sharing of CPU among the processes.  A process mimics (imitate) as a processor in properties and holds a set of registers, process status, a Program Counter (PC) to point to the next executable instruction of the process, a stack for holding the local variables associated with the process and the code corresponding to the process.  This can be visualised in below figure  A process which inherits all-the properties of the CPU can be considered as a virtual processor, awaiting its turn to have its properties switched into the physical processor.  When the process gets its turn, its registers and the program counter register mapped to the physical registers of the CPU.  A process which inherits all-the properties of the CPU can be considered as a virtual processor, awaiting its turn to have its properties switched into the physical processor.  When the process gets its turn, its registers and the program counter register mapped to the physical registers of the CPU.  rom a memory perspective, the memory occupied by the process is segregated into three regions, namely, Stack memory, Data memory and Code memoryas shown in above figure.  The 'Stack' memory holds all temporary data such as variables local to the process.  Data memory holds all global data for the process.</p> <p>Process States and State Transition</p> <p>The creation of a process to its termination is not a single step operation. The process traverses through a series of states during its transition from the newly created state to the terminated state.  The cycle through which a process changes its state from "newly created' to 'execution completed' is known as 'Process Life Cycle'.  The various states through which a process traverses during a Process Life Cycle indicates the current status of the process with respect to time and also provides information on what it is allowed to do next.  - Below figure represents the various states associated with a process.  he state at which a process is being created is referred as 'Created State'. The Operating System recognises a process in the 'Created State' but no resources are allocated to the process.  The state, where a process is incepted into the memory and awaiting the processor time for execution, is known as 'Ready State'. At this stage, the process is placed in the 'Ready list' queue maintained by the OS.  The state where the source code instructions corresponding to the process is being executed is called 'Running State'. At which the process execution happens.  Blocked State/Wait State refers to a state where a running process is temporarily suspended from execution and does not have immediate access to resources.  The blocked state might be invoked by various conditions like: the process enters a</p>	[10]	CO 2	L4
		[4]		
		[6]		



	<p>wait state for an event to occur (e.g. Waiting for user inputs such as keyboard input) or waiting for getting access to a shared resource</p> <p>A state where the process completes its execution is known as 'Completed State'. The transition of a process from one state to another is known as 'State transition'. When a process changes its state from Ready to running or from running to blocked or terminated or from blocked to running, the CPU allocation for the process may also change.</p>			
5	<p><b>With a neat diagram, explain operating system architecture.</b></p> <p><b>Solution:</b></p> <p>The <b>Operating System (OS)</b> acts as a bridge between the user applications/ tasks and the underlying system resources through a set of system functionalities and services.</p> <ul style="list-style-type: none"> <li>» The primary functions of an operating systems are – <ul style="list-style-type: none"> <li>» Make the system convenient to use</li> <li>» Organize and manage the system resources efficiently and correctly.</li> </ul> </li> </ul> <p>The following Figure gives an insight into the basic components of an operating system and their interfaces with rest of the world.</p> <p><b>The Kernel:</b></p> <ul style="list-style-type: none"> <li>» The <i>kernel</i> is the core of the operating system. It is responsible for managing the system resources and the communication among the hardware and other system services.</li> <li>» Kernel acts as the abstraction layer between system resources and user applications.</li> <li>» Kernel contains a set of system libraries and services.</li> <li>» For a general purpose OS, the kernel contains different services like memory management, process management, time management, file system management, I/O system management.</li> </ul> <p><b>Process Management:</b> deals with managing the process/ tasks.</p> <ul style="list-style-type: none"> <li>» Process management includes – <ul style="list-style-type: none"> <li>» setting up a memory for the process</li> <li>» loading process code into memory</li> <li>» allocating system resources</li> <li>» scheduling and managing the execution of the process</li> <li>» setting up and managing Process Control Block (PCB)</li> <li>» inter process communication and synchronization</li> <li>» process termination/ deletion, etc.</li> </ul> </li> </ul> <p><b>Primary Memory Management:</b> refers to a volatile memory (RAM), where processes are loaded and variables and shared data are stored.</p> <ul style="list-style-type: none"> <li>» The Memory Management Unit (MMU) of the kernel is responsible for – <ul style="list-style-type: none"> <li>» Keeping a track of which part of the memory area is currently used by which process</li> <li>» Allocating and De-allocating memory space on a need basis.</li> </ul> </li> </ul> <p><b>File System Management:</b> <i>File</i> is a collection of related information. A file could be a program (source code or executable), text files, image files, word documents, audio/ video files, etc.</p> <ul style="list-style-type: none"> <li>» A file system management service of kernel is responsible for – <ul style="list-style-type: none"> <li>» The creation, deletion and alteration of files</li> <li>» Creation, deletion, and alteration of directories</li> <li>» Saving of files in the secondary storage memory</li> <li>» Providing automatic allocation of file space based on the amount of free running space available</li> <li>» Providing flexible naming conversion for the files.</li> </ul> </li> </ul> <p><b>I/O System (Device) Management:</b> Kernel is responsible for routing the I/O requests coming from different user applications to the appropriate I/O devices of the system.</p>	[10]  [4] [6]	CO 2	L1,L3

	<p>» In a well structured OS, direct access to I/O devices is not allowed; access to them is established through Application Programming Interface (API).</p> <p>» The kernel maintains list of all the I/O devices of the system.</p> <p>» „<i>Device Manager</i>“ of the kernel is responsible for handling all I/O related operations.</p> <p>» The Device Manager is responsible for –</p> <ul style="list-style-type: none"> <li>» Loading and unloading of device drivers</li> <li>» Exchanging information and the system specific control signals to and from the device.</li> </ul> <p><b>Protection Systems:</b> Modern operating systems are designed in such way to support multiple users with different levels of access permissions.</p> <p>» The <i>protection</i> deals with implementing the security policies to restrict the access of system resources and particular user by different application or processes and different user.</p>			
6	<p>Illustrate the concept of “deadlock” with a neat diagram. Mention the different conditions favor a deadlock situation.</p> <p>Solution:</p> <p><i>Deadlock</i> is the condition in which a process is waiting for a resource held by another process which is waiting for a resource held by the first process; hence, none of the processes are able to make any progress in their execution.</p> <p>Process A holds a resource „x“ and it wants a resource „y“ held by Process B. Process B is currently holding resource „y“ and it wants the resource „x“ which is currently held by Process A. Both hold the respective resources and they compete each other to get the resource held by the respective processes.</p> <p><i>Conditions Favoring Deadlock:</i></p> <ul style="list-style-type: none"> <li>▫ <i>Mutual Exclusion:</i> The criteria that only one process can hold a resource at a time. Meaning processes should access shared resources with mutual exclusion.</li> <li>▫ <i>Hold &amp; Wait:</i> The condition in which a process holds a shared resource by acquiring the lock controlling the shared access and waiting for additional resources held by other processes.</li> <li>▫ <i>No Resource Preemption:</i> The criteria that Operating System cannot take back a resource from a process which is currently holding it and the resource can only be released voluntarily by the process holding it.</li> <li>▫ <i>Circular Wait:</i> A process is waiting for a resource which is currently held by another process which in turn is waiting for a resource held by the first process. In general there exists a set of waiting process P0, P1 .... Pn with P0 is waiting for a resource held by P1 and P1 is waiting for a resource held by P0, ....., Pn is waiting for a resource held by P0 and P0 is waiting for a resource held by Pn and</li> </ul>	[10]  [3] [3] [4]	CO 2	L4