

## Internal Assessment Test 2–December2022

# (Scheme & solution)

e: 27/12/2022 Duration: 90min's MaxMarks: 50 Sem/Sec: IIIA, B &C OBE  Answer any FIVE FULL Questions  MARKS CO RB	ub: ate:	Computer Organization and Architecture SubCode: 21CS34	Bran	1	ICE		
Answer any FIVE FULL Questions  List out functions of the I/O interface.  1. Provides a storage buffer for at least one word of data (or one byte, in the case of byte-oriented devices)  2. Contains status flags that can be accessed by the processor to determine whether the buffer is full (for input) or empty (for output)  3. Contains address-decoding circuitry to determine when it is being addressed by the processor  4. Generates the appropriate timing signals required by the bus control scheme  5. Performs any format conversion that may be necessary to transfer data between the bus and the I/O device, such as parallel-serial conversion in the case of a serial port  Define Bus arbitration. Explain in detail any one approach of bus arbitration.  Processor and DMA controllers both need to initiate data transfers on the bus and access main fitton the device of the device that is allowed to initiate transfers on the bus at any given time is called the "Diagr bus master. When the current bus master relinquishes its status as the bus master, another device am+ can acquire this status. The process by which the next device to become the bus master is selected explan and bus mastership is transferred to it is called bus arbitration.  • 2 Approaches of Bus arbitration:  • A single bus arbiter performs the arbitration.  • Distributed arbitration:  • All devices participate in the selection of the next bus master.  Centralized Bus Arbitration  Processor    DMA	te:		Diai	ncn:	DE		
List out functions of the I/O interface.  1. Provides a storage buffer for at least one word of data (or one byte, in the case of byte-oriented devices)  2. Contains status flags that can be accessed by the processor to determine whether the buffer is full (for input) or empty (for output)  3. Contains satuts flags that can be accessed by the processor to determine whether the buffer is full (for input) or empty (for output)  3. Contains address-decoding circuitry to determine when it is being addressed by the processor  4. Generates the appropriate timing signals required by the bus control scheme  5. Performs any format conversion that may be necessary to transfer data between the bus and the I/O device, such as parallel-serial conversion in the case of a serial port  Define Bus arbitration. Explain in detail any one approach of bus arbitration.  Processor and DMA controllers both need to initiate data transfers on the bus and access main (Definition Honor		27/12/2022 Duration: 90min's MaxMarks: 50 Sem/Sec: IIIA, B &C	C			OBE	Ξ
List out functions of the I/O interface.  1. Provides a storage buffer for at least one word of data (or one byte, in the case of byte-oriented devices)  2. Contains status flags that can be accessed by the processor to determine whether the buffer is full (for input) or empty (for output)  3. Contains address-decoding circuitry to determine when it is being addressed by the processor  4. Generates the appropriate timing signals required by the bus control scheme  5. Performs any format conversion that may be necessary to transfer data between the bus and the I/O device, such as parallel-serial conversion in the case of a serial port  Define Bus arbitration. Explain in detail any one approach of bus arbitration.  Processor and DMA controllers both need to initiate data transfers on the bus and access main memory. The device that is allowed to initiate transfers on the bus at any given time is called the +Diagr bus master. When the current bus master relinquishes its status as the bus master, another device am+can acquire this status. The process by which the next device to become the bus master is selected explan and bus mastership is transferred to it is called bus arbitration.  • 2 Approaches of Bus arbitration:  • A single bus arbitration:  • A single bus arbitration the selection of the next bus master.  Centralized Bus Arbitration  FESS   DMA  Controller  DMA  Controller  CO2 L  CO3 L  CO4  L  CO5 L  CO5 L  CO6 L  CO7 L  CO7 L  CO7 L  CO8 L  CO9 L  C			]	MARK	S	CO	RB
1. Provides a storage buffer for at least one word of data (or one byte, in the case of byte-oriented devices)  2. Contains status flags that can be accessed by the processor to determine whether the buffer is full (for input) or empty (for output)  3. Contains address-decoding circuitry to determine when it is being addressed by the processor  4. Generates the appropriate timing signals required by the bus control scheme  5. Performs any format conversion that may be necessary to transfer data between the bus and the I/O device, such as parallel-serial conversion in the case of a serial port  Define Bus arbitration. Explain in detail any one approach of bus arbitration.  Processor and DMA controllers both need to initiate data transfers on the bus and access main tion the device that is allowed to initiate transfers on the bus at any given time is called the Holiagre am+ can acquire this status. The process by which the next device to become the bus master is selected explan and bus mastership is transferred to it is called bus arbitration.  • 2 Approaches of Bus arbitration:  • A single bus arbitration:  • A single bus arbiter performs the arbitration.  • Distributed arbitration:  • All devices participate in the selection of the next bus master.  Centralized Bus Arbitration  FESS   DMA Controller  DMA Controller  DMA Controller  DMA Controller	þ			4	(	CO2	L
3. Contains address-decoding circuitry to determine when it is being addressed by the processor  4. Generates the appropriate timing signals required by the bus control scheme  5. Performs any format conversion that may be necessary to transfer data between the bus and the I/O device, such as parallel-serial conversion in the case of a serial port  Define Bus arbitration. Explain in detail any one approach of bus arbitration.  Processor and DMA controllers both need to initiate data transfers on the bus and access main from the device that is allowed to initiate transfers on the bus at any given time is called the bus master. When the current bus master relinquishes its status as the bus master, another device can acquire this status. The process by which the next device to become the bus master is selected and bus mastership is transferred to it is called bus arbitration.  • 2 Approaches of Bus arbitration:  • A single bus arbiter performs the arbitration.  • Distributed arbitration:  • All devices participate in the selection of the next bus master.  Centralized Bus Arbitration   BBSY  DMA controller  DMA controller  DMA controller  DMA controller  DMA controller		<ol> <li>Provides a storage buffer for at least one word of data (or one byte, in the case of byte-oriented devices)</li> <li>Contains status flags that can be accessed by the processor to determine whether</li> </ol>					
5. Performs any format conversion that may be necessary to transfer data between the bus and the I/O device, such as parallel-serial conversion in the case of a serial port  Define Bus arbitration. Explain in detail any one approach of bus arbitration.  Processor and DMA controllers both need to initiate data transfers on the bus and access main tion memory. The device that is allowed to initiate transfers on the bus at any given time is called the bus master. When the current bus master relinquishes its status as the bus master, another device am+ can acquire this status. The process by which the next device to become the bus master is selected explan and bus mastership is transferred to it is called bus arbitration.  • 2 Approaches of Bus arbitration:  • A single bus arbitration:  • A single bus arbitration:  • All devices participate in the selection of the next bus master.  Centralized Bus Arbitration   BBSV  DMA controller  DMA controller  DMA controller		3. Contains address-decoding circuitry to determine when it is being addressed by					
Define Bus arbitration. Explain in detail any one approach of bus arbitration.  Processor and DMA controllers both need to initiate data transfers on the bus and access main (Definition House master). The device that is allowed to initiate transfers on the bus at any given time is called the bus master. When the current bus master relinquishes its status as the bus master, another device am+ explan and bus mastership is transferred to it is called bus arbitration.  • 2 Approaches of Bus arbitration:  • A single bus arbiter performs the arbitration.  • All devices participate in the selection of the next bus master.  Centralized Bus Arbitration   BBSY  Processor  DMA controller  DMA controller  DMA controller  DMA controller		<ol> <li>Generates the appropriate timing signals required by the bus control scheme</li> </ol>					
Processor and DMA controllers both need to initiate data transfers on the bus and access main memory. The device that is allowed to initiate transfers on the bus at any given time is called the bus master. When the current bus master relinquishes its status as the bus master, another device an acquire this status. The process by which the next device to become the bus master is selected explan and bus mastership is transferred to it is called bus arbitration.  • 2 Approaches of Bus arbitration  • A single bus arbitration:  • A single bus arbitrer performs the arbitration.  • Distributed arbitration:  • All devices participate in the selection of the next bus master.  Centralized Bus Arbitration  BBSY  DMA Controller  DMA Controller  DMA Controller							
Processor  DMA controller controller	I l	memory. The device that is allowed to initiate transfers on the bus at any given time is ca bus master. When the current bus master relinquishes its status as the bus master, another can acquire this status. The process by which the next device to become the bus master is s and bus mastership is transferred to it is called <a href="mailto:bus arbitration">bus arbitration</a> .  • 2 Approaches of Bus arbitration:  • A single bus arbiter performs the arbitration.  • Distributed arbitration:	lled the +1 device arselected ex	on Diagr n+ xplan			
Processor  DMA controller controller	(						
DMA DMA controller controller	9	Centralized Bus Arbitration					
controller controller	<u>•</u>	Centralized Bus Arbitration					
	<u>(</u>	Centralized Bus Arbitration  BBSY  BR					
	<u>(</u>	Centralized Bus Arbitration  BBSY  BR  DMA  DMA					
		Centralized Bus Arbitration  BBSY  BR  Processor  DMA controller 1 BG2 2					
Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the processor	נ	Centralized Bus Arbitration  BBSY  BR  DMA controller 1 Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the pr					
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA	j	Centralized Bus Arbitration  BBSY  BR  DMA controller 1  Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controllers.	. DMA				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the	] i	Centralized Bus Arbitration  BBSY  BR  DMA controller 1  Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In response	DMA				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus	] ii K	Centralized Bus Arbitration  BBSY  BR  DMA controller 1  Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In responsible processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use	DMA nse, the the bus				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. BBSY	]] ii C	Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the pris the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In responsible processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion.	DMA nse, the the bus				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. BBSY signal is 0, it indicates that the bus is busy.	] i R	Centralized Bus Arbitration  BBSY  BR  DMA controller 1  Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In responsive processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. signal is 0, it indicates that the bus is busy.	DMA nse, the the bus BBSY				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. BBSY signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the bus.	] ii C	Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controller controller requests the control of the bus by asserting the Bus Request (BR) line. In responsive processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the	DMA nse, the the bus BBSY				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. BBSY signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the bus.	] ii C	Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In responsary processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the DMA controller 2 asserts the BR signal.	DMA nse, the the bus BBSY				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. BBSY signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the bus.	j i I	Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In responsary processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the processor asserts the BR signal.	DMA nse, the the bus BBSY				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. BBSY signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the bus.  DMA controller 2 asserts the BR signal.  Processor asserts the BG1 signal BG1 signal propagates	j i I	Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prise the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In responsive processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the bus asserts the BR signal.  Processor asserts the BG1 signal propagates	DMA nse, the the bus BBSY e bus.				
is the bus master, unless it grants bus membership to one of the DMA controllers. DMA controller requests the control of the bus by asserting the Bus Request (BR) line. In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the bus when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. BBSY signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the bus.  DMA controller 2 asserts the BR signal.  Processor asserts the BG1 signal		Bus arbiter may be the processor or a separate unit connected to the bus.Normally, the prist the bus master, unless it grants bus membership to one of the DMA controllers. controller requests the control of the bus by asserting the Bus Request (BR) line. In responsive processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use when it is free. BG1 signal is connected to all DMA controllers in a daisy chain fashion. signal is 0, it indicates that the bus is busy.  When BBSY becomes 1, the DMA controller which asserted BR can acquire control of the BR signal.  Processor asserts the BR signal.  Processor asserts the BR signal.  BG1 signal propagates to DMA#2.	DMA nse, the the bus BBSY e bus.				

Processor relinquishes control of the bus by setting BBSY to 1.


OR

### Distributed arbitration

All devices waiting to use the bus share the responsibility of carrying out the arbitration process. Arbitration process does not depend on a central arbiter and hence distributed arbitration has higher reliability. Each device is assigned a 4-bit ID number.

All the devices are connected using 5 lines, 4 arbitration lines to transmit the ID, and one line for the Start- Arbitration signal. To request the bus a device: Asserts the Start-Arbitration signal Places its 4-bit ID number on the arbitration lines. The pattern that appears on the arbitration lines is the logical-OR of all the 4-bit device IDs placed on the

arbitration lines.



#### Arbitration process:

Each device compares the pattern that appears on the arbitration lines to its own ID, starting with MSB. If it detects a difference, it transmits 0s on the arbitration lines for that and all lower bit positions. The pattern that appears on the arbitration lines is the logical-OR of all the 4-bit device IDs placed on the arbitration lines. Device A has the ID 5 and wants to request the bus. Transmits the pattern 0101 on the arbitration lines.

Device B has the ID 6 and wants to request the bus: - Transmits the pattern 0110 on the arbitration lines. Pattern that appears on the arbitration lines is the logical OR of the patterns Pattern 0111 appears on the arbitration lines.

#### Arbitration process:

Each device compares the pattern that appears on the arbitration lines to its own

ID, starting with MSB. If it detects a difference, it transmits 0s on the arbitration lines for that and all lower bit positions. Device A compares its ID 5 with a pattern 0101 to pattern 0111. It detects a difference at bit position 0, as a result, it transmits a pattern 0100 on the arbitration lines. The pattern that appears on the arbitration lines is the logical-OR of 0100 and

0110, which is 0110. This pattern is the same as the device ID of B, and hence B has won the arbitration

#### 2 Explain DMA in detail.

#### Direct Memory Access (DMA):

A special control unit may be provided to transfer a block of data directly between an I/O device y+ and the main memory, without continuous intervention by the processor.

Control unit which performs these transfers is a part of the I/O device's interface circuit. This explan control unit is called as a DMA controller.DMA controller performs functions that would be ation) normally carried out by the processor: For each word, it provides the memory address and all the control signals. To transfer a block of data, it increments the memory addresses and keeps track of the number of transfers. DMA controller can transfer a block of data from an external device to the processor, without any intervention from the processor. However, the operation of the DMA controller must be under the control of a program executed by the processor. That is, the processor must initiate the DMA transfer. To initiate the DMA transfer, the processor informs the DMA controller of: Starting address, Number of words in the block. Direction of transfer (I/O device to the memory, or memory to the I/O device). Once the DMA controller completes the DMA transfer it informs the processor by raising an interrunt signal

Status and control	31 30	TTO
IRQ IE		L Done
Starting address		
Word count		

4+6 CO4 L3 Theor

Regist

er with

		1	1	
3	<ol> <li>A register is used for storing starting-address.</li> <li>A register is used for storing word-count.</li> <li>Third register contains status- &amp; control-flags</li> <li>The R/W bit determines direction of transfer.         When R/W=1, controller performs a read operation (i.e. it transfers data from memory to I/O), Otherwise it performs a write operation (i.e. it transfers data from I/O device to memory).</li> <li>When done=1, controller         <ul> <li>Completes transferring a block of data &amp;</li> <li>Is ready to receive another command.</li> </ul> </li> <li>When IE=1, controller raises an interrupt after it has completed transferring a block of data (IE=Interrupt Enable).</li> <li>Finally, when IRQ=1, controller requests an interrupt. (Requests by DMA devices for using the bus are always given higher priority than processor requests).</li> <li>Multiply the given numbers using a sequential positive binary multiplier.</li> </ol>	10	CO4	L3
	1011, 10  M=11 S=10  M=1011 S=1010  [1011]  [1011]  [1011]  [1011]  [1011]  [1010]  [1			
	List out the actions needed to execute the instruction ADD (R3), R1. Write and explain the sequence of control steps for the execution of the same.  Add (R3), R1.Fetch the instruction. Fetch the first operand (the contents of the memory location pointed to by R3). Perform the addition. Load the result into R1	(Steps +Expla nation)	CO4	L2

_	Draw and explain the single-bus organization of the data path inside a processor	4+6	CO4	L2
5	Draw and explain the single-bus organization of the data path histor a processor	(Diagra	CO4	LZ
		m+Expl		
		nanatio		
		n)		
		11)		
	• ALU			
	Registers for temporary storage			
	<ul> <li>Various digital circuits for executing different micro operations.(gates,</li> </ul>			
	MUX,decoders,counters).			
	<ul> <li>Internal path for movement of data between ALU and registers.</li> </ul>			
	<ul> <li>Driver circuits for transmitting signals to external units.</li> </ul>			
	Receiver circuits for incoming signals from external units.			
	Receiver circuits for incoming signals from external units.      PC:			
	* Keeps track of execution of a program			
	Contains the memory address of the next instruction to be fetched and executed.			
	MAR:			
	♦ Holds the address of the location to be accessed.			
	❖ I/P of MAR is connected to Internal bus and an O/p to external bus.			
	MDR:			
	Contains data to be written into or read out of the addressed location.			
	❖ IT has 2 inputs and 2 Outputs.			
	❖ Data can be loaded into MDR either from memory bus or from internal processor bus.			
	The data and address lines are connected to the internal bus via MDR and MAR			
	Registers:			
	❖ The processor registers R0 to Rn-1 vary considerably from one processor to another.			
	Registers are provided for general purpose used by programmer.			
	Special purpose registers-index & stack registers.			
	Registers Y,Z &TEMP are temporary registers used by processor during the			
	execution of some instruction.			
	Multiplexer:			
	Select either the output of the register Y or a constant value 4 to be provided as input A			
	of the ALU.			
	<ul> <li>Constant 4 is used by the processor to increment the contents of PC.</li> </ul>			
	ALU:			
	Used to perform arithmetic and logical operation.			
	Data Path:			
	The registers, ALU and interconnecting bus are collectively referred to as the data path.	5+5	CO4	L4
6	Evaluate the following operations on the 5-bit signed numbers using 2's complement	3+3	004	1.4
	representation system. Also indicate whether an overflow has occurred.			
	(i)(-10)+(-13)			
	(ii) (-10) - (+7)			
ь	I .	1	1	

$$(-10) + (-13) \qquad 10 - 01010 \qquad -10 = 1010 + 1 = 10110(-10)$$

$$\frac{10110 + 10010}{1001001} - \text{powerallow} \quad \text{as it in enceeding the}$$

$$(-23) \quad \text{range} \quad -16 \Rightarrow \text{tis}$$

$$-10 - (7) = -10 + -7 \quad .7 - 0011) \quad \frac{110007}{11001(-7)}$$

$$\frac{10110(-10) + 11001}{11001} \quad (-17) - \text{overallow} - \text{as it enceeds the}$$

$$\frac{11001}{11011} \quad (-17) - \text{overallow} - \text{as it enceeds the}$$

$$\frac{11001}{100111} \quad (-17) - \text{overallow} - \text{as it enceeds the}$$

FacultySignature CCISignature HODSignature