
USN					




## Internal Assessment Test 2 – Dec 2022


Sub:	Analog and D	Sub Code:	21CS33	Bran	nch:	nch: CSE						
Date:	27/12/22 Duration: 90 mins Max Marks: 50						3 <sup>rd</sup> seme	ester/A	,B,C		0	BE
	Answer any FIVE FULL Questions										СО	RBT
1	<ul> <li>A) Realize the Boolean expression f(w,x,y,z)= Σm (4,6,7,8,10,12,15) Using 4 to 1 line multiplexer and external gates.</li> <li>B) Define decoder. Draw Truth Table and logic diagram of 3:8 decoder.</li> <li>C) Differentiate between combinational circuit and sequential circuit.</li> <li>ANS:</li> </ul>											
	A)											
	Y=  10  11  12  14  15  14  15  14  15  14  15  14  15  16  17  18  18  18  18  18  18  18  18  18	A:1 A:1 A:1 A:1	1)= Zm		a v	else you o OR-Gate &	can use the line end line signal (whi	×			CO2	L2,L3
	<ul><li>The trut</li><li>From th</li></ul>	on the 3 input th table for 3	s one of the e to 8 decoder it is seen tha	, C) and eight or eight outputs is s is shown in the t only one of eig	select belov	ed. v table.	D7) is selected	i				

A I	в с		D0	D1	D2	D3	D4	D5	D6	D7			
) (	0 0		1	0	0	0	0	0	0	0			
	0 1		0	1	0	0	0	0	0	0			
	1 0		0	0	1	0	0	0	0	0			
	1 1		0	0	0	1	0	0	0	0			
	0 0		0	0	0	0	1	0	0	0			
	0 1		0	0	0	0	0	1	0	0			
	1 0		0	0	0	0	0	0	1	0			
	1 1		0	0	0	0	0	0	0	1			
			$D_3=ar{A}$	BC,		$ar{B}C$ , $D$							
	Comb	inat	ional (	Circuit			Seque	ntial C	ircuit				
Outpu	t only d	epend	ds on the	present	input	Output	lepends o	n preser output	nt input a	nd past			
		-	ment is			N	/lemory e	lement is					
	No cl	ock si	gnal is ap	oplied			Clock si	gnal is re	quired				
	<b>-</b>						Combin						
			oinationa	1	-		Circ	uit					
	<b></b>	C	ircuit		_					ų1			
								Memor	у -	ectrorule			
Ex	xample -		Adder, F tiplexer	ull Adde	г,	Examp	les - Flipf	op, Cour	iters, Reg	isters     Image Credits			
F	<b>F1</b> ( <b>F2</b> ( Realize <i>l</i>	( <b>a, b,</b> ( <b>a, b, c</b> ) F1 and	c, d) = m c, d) = m d F2 usir	(1, 2, 4, (2, 4, 6, 8) ng a PLA	3, 10, 11,	), 12, 14) 12, 14, 15	))				[4+3+3]		L2,I
	PLA:	D				40.0				I			





Input bit for number A  O O O I I I I I I	Input bit for number B  O O 1 1 0 O 1 1 1 1 1 1 1 1 1 1 1 1 1	Carry bit input CIN 0 1 0 1 0 1 0 1	Sum bit output S 0 1 0 1 0 1 0 1	Carry bit output COUT  O O O 1 O 1 1 1				
A B Cin	3-to-8 I D E C O D E R	ine -	s	m0 m1 m2 m3 m4 m5 m6 m7				
i) Realize a  A) 4:1 M  B) Only  ii) Implemer  iii) Realize 2  ANS:  i) A)  I <sub>7</sub> -  I <sub>6</sub> -  I <sub>5</sub> -  I <sub>4</sub> -  I <sub>1</sub> -  I <sub>1</sub> -  I <sub>1</sub> -  I <sub>2</sub> -  I <sub>1</sub> -  I <sub>2</sub> -  I <sub>3</sub> -  I <sub>4</sub> -  i) B)	Multiplexe y by using nt 4:2 Prior	r & one 2 4:1 Multiprity Encodexer using	:1 Multipl plexer ler using b	pasic gates.	Y	[4+4+2]	CO2, CO2, CO2	L3,L2







```
A) Write a VHDL module for a combinational circuit using data flow
        model
        i) 4:1 Multiplexer
        ii) 8:3 Encoder
    B) Explain the application of the S-R latch is for debouncing switches.
ANS:
a) 4:1 Multiplexer
Library ieee;
useieee.std_logic_1164.all;
entity mux is
port(S1,S0,D0,D1,D2,D3:in bit; Y:out bit);
end mux;
architecture data of mux is
begin
 Y<=(not S0 and not S1 and D0)or
                                                                                      [6+4]
                                                                                               CO2
                                                                                                     L3,L2
(S0 andnot S1 and D1)or
(not S0 and S1 and D2)or
(S0 and S1 and D3);
end data;
b) 8:3 Encoder
library ieee;
useieee.std_logic_1164.all;
entity encis
 port(i0,i1,i2,i3,i4,i5,i6,i7:in bit; o0,o1,o2:out bit);
end encis;
architecture adder4 of encis
begin
 o0<=i4 or i5 or i6 or i7;
  o1<=i2 or i3 or i6 or i7;
```









Working of a master slave flip flop -

- 1. When the clock pulse goes to 1, the slave is isolated; J and K inputs may affect the state of the system. The slave flip-flop is isolated until the CP goes to 0. When the CP goes back to 0, information is passed from the master flip-flop to the slave and output is obtained.
- 2. Firstly the master flip flop is positive level triggered and the slave flip flop is negative level triggered, so the master responds before the slave.
- 3. If J=0 and K=1, the high Q' output of the master goes to the K input of the slave and the clock forces the slave to reset, thus the slave copies the master.
- 4. If J=1 and K=0, the high Q output of the master goes to the J input of the slave and the Negative transition of the clock sets the slave, copying the master.
- 5. If J=1 and K=1, it toggles on the positive transition of the clock and thus the slave toggles on the negative transition of the clock.
- 6. If J=0 and K=0, the flip flop is disabled and Q remains unchanged.

Course Outcomes				Mod ules cover ed	P O 1	P O 2	P O 3	P O 4	P O 5	P O 6	P O 7	P O 8	P O 9	P O 1 0	P O 1	P O 1 2	P S O 1	P S O 2	P S O 3	P S O 4
CO1	using pl	Design and analyze application of analog circuits using photo devices, timer IC, power supply and regulator IC, op-amp and basic principles of A/D and D/A conversion circuits and to develop the same.			3	3	3	2	2	0	0	0	0	0	0	0	0	2	0	2
CO2	POS for	Formulate logical expressions for minimized SOP, POS forms by use of Karnaugh maps, Quine Mc Cluskey method.				3	3	2	2	0	0	0	0	0	0	0	0	2	0	2
CO3	Design combinational logic circuits using gates, encoders, decoders, multiplexers, demultiplexers, Comparators, arithmetic-logic units and to build simple applications.				3	3	3	3	2	0	0	0	0	0	0	0	0	2	0	2
CO4	Underst Contact Represe designir	√arious	5	3	3	3	3	2	0	0	0	0	0	0	0	0	2	0	2	
CO5		Develop simple HDL programs				3	3	3	2	0	0	0	0	0	0	0	0	2	0	2
	NITIVE		REVISE	D BLOC	MS	ТАХ	KON	ЮМ	ΥK	EYV	VOR	DS								
	LEVEL  List, define, tell, describe, identify when, where, etc.					s, show, label, collect, examine, tabulate, quote, name, who,														
I	L2	summarize, describe, interp discuss, extend	oret, con	trast, predict, associate, distinguish, estimate, differentiate,																
I	2.3	classify, experiment, discov	er.	plete, illustrate, show, solve, examine, modify, relate, change,																
I	_4	infer.		connect, classify, arrange, divide, compare, select, explain,																
I	L5	Assess, decide, rank, grade discriminate, support, conclude							conv	vinc	e, s	elec	et, ji	ıdge	, ex	pla	ın,			
	PF	ROGRAM OUTCOMES (PO), PRO	OGRAM	SPECIFIC OUTCOMES (PSO)  CORRELATION LEVELS										N						
PO1	Engi	neering knowledge	PO7	Env	Environment and sustainability								0	T	No			atio	n	
PO2		lem analysis	PO8	Ethi								<u> </u>		1	-					$\neg$
PO3		gn/development of	PO9	Indi	Individual and team work							2		Slight/Low  Moderate/  Medium						
PO4		luct investigations of olex problems	PO10	Con	Communication							3	Substantial/							
PO5	Mod	ern tool usage	PO11	Proj	Project management and finance															
PO6		Engineer and society	PO12	Life																
PSO1		lop applications using different												es						
PSO2		gn and develop secure, parall																		
PSO3		y software engineering metho						st aı	nd n	nana	age	sof	twa	re sy	ste	ms.				
PSO4	Deve	lop intelligent applications f	or busin	ness an	d in	dus	try													