



**Module-3**

- 5 a. Draw the Master and slave outputs Q and Q' shown in Fig.Q.5(a). (06 Marks)



Fig.Q.5(a)

- b. Explain the switch debouncer using SR latch and otherwise with waveforms associated with switch debouncer. (06 Marks)
- c. Design a 4 bit shift register using positive edge triggered D flip flops to operate as indicated in the table below:

Table 5(c)

Mode Select		Register operation
S <sub>1</sub>	S <sub>0</sub>	
0	0	Circular shift left
0	1	Clear
1	0	Complement
1	1	Circular shift right

CMRIT LIBRARY  
BANGALORE - 560 037  
(08 Marks)

**OR**

- 6 a. Design a synchronous Mod-6 counter using SR flip-flops. (08 Marks)
- b. Draw and explain twisted ring counter in detail. (06 Marks)
- c. Differentiate between Asynchronous and Synchronous counter. (06 Marks)

**Module-4**

- 7 a. Explain Mealy model and Moore model in detail. (08 Marks)
- b. Draw state diagram for circuit shown in Fig.Q.7(b). (12 Marks)




Fig.Q.7(b)

OR

- 8 a. Design a counter with the sequence 12, 10, 6, 5, 8, 2, 4, 13, 11, 12,..... using T flip-flops. (10 Marks)
- b. Implement a sequential circuit for state diagram shown in Fig.Q.8(b) using D flip-flops. (10 Marks)




Fig.Q.8(b)

Module-5

- 9 a. Discuss different operators used in VHDL. (10 Marks)
- b. Explain the VHDL scalar data types of detail. (10 Marks)

OR

- 10 a. Write a dataflow description (in both VHDL and verilog) for a full adder with active high enable. Draw the truth table and derive the Boolean expression, and verify the circuit. (10 Marks)
- b. Implement a  $4 \times 1$  multiplexer using VHDL code and also verilog. (10 Marks)

\*\*\*\*\*