
USN					




Internal Assessment Test 1 – Dec 2022

			Internal	Assessment To	<u>est 1 – Dec .</u>	2022					
Sub:	Analog and I	Digital Electi	ronics		Sub Code:	21CS33	Brar	nch:	CSE		
Date:	8/2/23	8/2/23 Duration: 90 mins Max Marks: 50 Sec. 3 rd semeste									BE
		An	swer any FI	VE FULL Question	<u>ns</u>				ARK S	CO	RBT
									D		
1	Ans- PISO v In load mode data in each the data seria b) Design Pa	works in twe we have of the flip ally from our allel in so	vo modes of the paralle flop simulone flip flo erial out sh	nift/Load signal one is load and old input of the dataneously. And up to the next or nift register. uit diagram is s	another is sl ata in which I shift signal ne.	nift mode. we load the helps shifti		[2+	6+2]		
	Shift/Lo		1 B	© C C C C C C C C C C C C C C C C C C C	1 D	QD Serial Data O/P				CO4	L1, L2 , L3
	This circuit is diagram sho however the PISO shift resister from the shift cycle. Here, pulses are re In this parall gates are use	wn. The C i/p data is egister circ s from DA ft register one CLK quired to u lel input se ed. One co	LK i/p sig individual cuit, the inp to DD at serially 1-b pulse is en inload all terial output ontrol signa	FFs which are on all is connected to put data is applied the same time. Doi: at a time from ough to load the four bits. It (PISO) shift real (Shift/Load) after that, NOT	d directly to every flip to every flip to the injunction After that, in input pins e 4-bit of dates agister circuits used to contact to contact to the every flip to the every	all the FFs flop. put pins of tit is read out on every Cuta but four it, logic ontrol the	t CLK				

	to 'G1', 'G2', and 'G3', and the other inputs of G1, G2 & G3 are B, C & D.			
	Here, 'A' is directly connected to DA of the first flip flop.			
	The direct control signal is connected to one input of the 'G4', 'G5' & 'G6'			
	and one more input of the 'G4', 'G5' & 'G6' are connected to the outputs			
	of Flip Flops like QA, QB, and QC. The OR gate is connected to the			
	second, third, and fourth Flip Flop's inputs like DB, DC, and DD. All the			
	flip flops are to be connected in a single CLK pulse and the FFs outputs			
	will be in the serial data output.			
	Here, we are choosing the input data as 1101 then A=1, B=1, C=0 & D=1.			
	When the control signal applied to NOT gate is '0' then its o/p will			
	become '1' and 'G1, 'G2' & 'G3' will enable, and 'G4', 'G5' & 'G6' will			
	disable. So, all the inputs are loaded and after that OR gates are also			
	enabled and the data is to be loaded to the input of each Flip Flop.			
	Now we are applying the control signal '1 to NOT gate then the output of			
	this gate will become '0' then G4, G5 & G6 are enabled. Once the CLK			
	pulse is applied to FFs, then the data '1101' is shifted to the right side from			
	one OR gate to the other.			
	c)How many clock pulses are required to load a 4-bit data in SIPO register			
	and how many clock pulses are required to transfer the data to an output			
	register?			
	Ans-4 clock pulses are required to load a 4-bit data in SIPO register and 4			
	clock pulses are required to transfer the data to an output register			
2	Design a synchronous counter using D flip-flops which counts in the			
	following sequence. $0 \rightarrow 4 \rightarrow 7 \rightarrow 2 \rightarrow 3 \rightarrow 0$.	[10]	CO4	L2, L3





[4+6]

CO1

L1, L2

What is the difference between active filter and passive filter.

4

S.No	Active filters	tive filter and passive filters						
1	Filters with components such as	Passive filters						
	operational amplifiers, transistors or other active elements are known as active filters.	Filters with only components like R, L and C are known as passive filters						
2	Active filters require an external power supply for operation. Capable of providing power gain.	Passive filters do not need an external power source for operation. Incapable of providing power gain.						
3	Due to feedback loops used for regulating the active components may contribute to oscillation and noise.	Passive filters have a better stability and can withstand large currents.						
4	Active filters have frequency limitations due to active elements.	Passive filters have no frequency limitation.						
5	Active filter circuits are more compact and less heavy and operate with high speed	Due to presence of inductors, Passive filters are bulky/heavy in nature, they consume more power and operate with low speed						
	Can be fabricated in IC form and mass production making it cheaper.	Difficult to fabricate in IC form and usually designed using discrete components.						

b) Design a first order low pass filter with a cut off frequency of 2.2 kHz and with pass band gain of 2 (Assume C=0.01 μ F)

and with pass band gain of 2 (Assume C=0.01
$$\mu$$
F)

$$\int_{R} = 2.2 \times H2$$
Assume $e = 0.01 \times F$


$$\Rightarrow R = \frac{1}{2\pi f_{H}}e^{-\frac{1}{2\pi N2.2 \times 10^{3}}} \times 0.01 \times 10^{6}$$

$$\Rightarrow R = 1 + \frac{R_{1}}{R_{1}}$$

$$\Rightarrow 2 = 1 + \frac{R_{1}}{R_{1}}$$

$$\Rightarrow 2 = 1 + \frac{R_{1}}{R_{1}}$$

$$\Rightarrow R_{1} = 1 \Rightarrow R_{1} = R$$



For the circuit shown in figure, a silicon transistor (VBE=0.7 V) with β =50 is used. Draw the dc load line and determine the operating point. $R_{B} = 240 \text{ k}\Omega$ $R_{C} = 2.2 \text{ k}\Omega$ [1 O] [1 CO1] [1 CO2] [1 CO3] [1 CO3]


$$R_B = 240 \text{ k}\Omega, \ \beta = 50, \ V_{CC} = 12 \text{ V}$$
 $R_C = 2.2 \text{ k}\Omega. \text{ Assume } V_{BE} = 0.7 \text{ V}$
 $I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.7}{240 \times 10^3}$
 $I_C = \beta I_B$
 $= 50 \times 47.08 \, \mu\text{A}$
 $I_C = 2.35 \, \text{mA}$
 $V_{CE} = V_{CC} - I_{C}R_{C}$
 $= 12 - \left[2.35 \times 10^{-3} \times 2.2 \times 10^{3}\right]$
 $\therefore V_{CE} = 6.83 \, \text{V}$



When
$$I_C = 0$$
, $V_{CE} = V_{CC} = 12 \text{ V}$

) When
$$V_{CE} = 0$$
, $I_C = \frac{V_{CC}}{R_C} = \frac{12}{2.2 \times 10^3}$

$$I_C = 5.45 \, \text{mA}$$




 $[1]_{\text{CO1}}$

L1, L2

6 Derive the expression of output voltage of R-2R Ladder circuit.


Ans- R-2R configuration is a simple arrangement that consists of parallel and series resistors connected in the cascaded form to an operational amplifier The following diagram shows the R-2R 3-bit ladder DAC.

- The leftmost side of the circuitry has the least significant bit i.e B0 whereas B2 which is the most significant bit is connected to the right side of the circuit to the amplifier.
- The binary inputs are given through the binary switches. So, when we need a high bit, the concerned bit is connected to the reference voltage and when a low bit is needed, the switch gets connected to the ground potential.




• The ladder arrangement consists of two resistors i.e. a base resistor R and a 2R resistor which is twice the value of the base resistor.

R-2R Ladder DAC Analysis with Thevenin Theorem Thevenin's theorem is a technique through which we can obtain an equivalent circuit of the concerned resistance network. A Thevenin circuit consists of a Thevenin resistance and a Thevenin voltage that can be replaced in the circuit and work the same as the original resistance network



RTh is calculated by short-circuiting all the voltage sources and replacing the current sources with open circuits.



When LSB is high


Let us first consider the binary code 001. Its VTh and RTh will be calculated in three stages.

 $VTh= 2R \times Vref / 2R+2R$


VTh=Vref / 2

For measuring the Thevenin resistance, short circuit the reference voltage. Two resistances 2R and 2R become parallel to each other.

So, RTh= $2R \parallel 2R$



Below is the equivalent circuit of the original after simplifying the first stage. The Thevenin equivalent of the first stage is connected in series to the rest of the circuit.



Now, we calculate the Thevenin circuit of the second stage. The dotted block will be solved in the second stage. Two resistors of the same value i.e R are connected in series. So it is replaced by equivalent resistance 2R shown in the given diagram below.

The circuit is again configured to be a voltage divider with reference voltage as Vref/2.


So, $VTh= (2R \times Vref/2) / 2R+2R$

VTh=Vref / 4

for the Thevenin resistance, we consider the voltage source of this block to be zero. It gives the same Thevenin as the previous because of the exact arrangement and we will replace the concerned portion with equivalent Thevenin values

RTh=2R || 2R

RTh=R




This is the resultant circuit which will be solved in the third stage. The VTh and RTh is as follows:

 $VTh = (2R \times Vref/4) / 2R + 2R$

VTh=Vref / 8

 $RTh=(R+R) \parallel 2R$

RTh=R




The solution depicts that whenever only B0 is connected to the reference voltage and B2=B1=0, he output voltage of the DAC would be Vref/8.

Similarly when the B1 high



When MSB Bit is high



When all three bits are high

When all 3 bits are connected to the reference voltage, the output voltage will be the superposition of all three voltages.

Vr-2r = (Vref / 2)+(Vref / 4)+(Vref / 8)

 $Vr-2r = 7Vref \ / \ 8 \ Vr-2r = Vref \{ B0/2(N) + B0/2(N-1) + B0/2(N-2) + \ldots + B0/22 + B0/21 \ \}$

Where N is the number of bits.

Vr-2r is applied to the inverting operational amplifier and the output voltage is measured. The output would be 180 degrees out of phase with the input Vr-2r. The following is the general output voltage equation of

R-2R DAC

 $Vout = -(Rf/R) \times Vr-2r$

Vout = $-(Rf/R)\{B0/2(N) + B0/2(N-1) + B0/2(N-2) + ... + B0/22 + B0/21\}$ Vref The gain of the DAC is decided by the (Rf/R) factor..

Faculty Signature CCI Signature HOD Signature

CO PO Mapping

		Course Outcomes		Modu les cover ed	P O 1	P O 2	P O 3	P O 4	P O 5	P O 6	P O 7	P O 8	P O 9	P O 1 0	P O 1 1	P O 1 2	P S O 1	P S O 2	P S O 3	P S O 4
CO1	Design and analyze application of analog circuits using photo devices, timer IC, power supply and regulator IC, op-amp and basic principles of A/D and D/A conversion circuits and to develop the same.				3	3	3	2	2	0	0	0	0	0	0	0	0	2	0	2
CO2	Formulate logical expressions for minimized SOP, POS forms by use of Karnaugh maps, Quine Mc Cluskey method.			2	3	3	3	2	2	0	0	0	0	0	0	0	0	2	0	2
CO3	Design combinational logic circuits using gates, encoders, decoders, multiplexers, demultiplexers, Comparators, arithmetic-logic units and to build simple applications.			3	3	3	3	3	2	0	0	0	0	0	0	0	0	2	0	2
CO4	Understand the use of latches, flip-flops, Switch Contact Bounce Circuits and Various Representation of FLIP-FLOPs and use them in designing, registers and counters.			5	3	3	3	3	2	0	0	0	0	0	0	0	0	2	0	2
CO5	2 t verop simple 112 2 programs			4	3	3	3	3	2	0	0	0	0	0	0	0	0	2	0	2
	NITIVE VEL	F	REVISE	D BLOO	MS	ТАХ	KON	OM	ΥK	EYV	VOF	RDS								
I	List, define, tell, describe, identify, show, label, collect, examine, tabulate, quote, name, w when, where, etc.								wh	ο,										
I	£2	summarize, describe, interpadiscuss, extend																	te,	
L3 Apply, demonstrate, calculate, complete, illustrate, show, solve, examine, modify change, classify, experiment, discover.																				
L4 Analyze, separate, order, explain, connect, classify, arrange, divide, comparing infer.								ipare, select, explain,												
I	Assess, decide, rank, grade, test, measure, recommend, convince, select, judge, explain, discriminate, support, conclude, compare, summarize.																			
	PR	SPECIF	SPECIFIC OUTCOMES (PSO) CORRELATION LEVELS																	
PO1	Engineering knowledge PO7		PO7	Envi	iron	mei	nt a	nd s	usta	aina	bili	ty		0			Cor		tio	n
PO2	Prob	em analysis	PO8	Ethi	Ethics							1	_		ht/l		7			
PO3	Desig	gn/development of solutions	PO9	Indi	vidu	ıal a	and	tear	n w	ork				2			dera diur			

PO4	Conduct investigations of complex problems	PO10	Communication	3	Substantial/ High				
PO5	Modern tool usage								
PO6	The Engineer and society								
PSO1	Develop applications using different stacks of web and programming technologies								
PSO2	Design and develop secure, parallel, distributed, networked, and digital systems								
PSO3	Apply software engineering methods to design, develop, test and manage software systems.								
PSO4	Develop intelligent applications for business and industry								

