



USN <input type="text"/>									
Internal Assessment Test 3 – March 2022									
Sub:	Analog and Digital Electronics				Sub Code:	21CS33	Branch:	ISE	
Date:	7/2/2023	Duration:	90 min's	Max Marks:	50	Sem/Sec:	III / A, B and C	OBE	
Answer any FIVE FULL Questions							MARKS	CO	RBT
1	With a block diagram explain the working of 4 bit parallel adder with accumulator						10	CO1	L1
2	Construct Mod 5 counter using SR flip flops						10	CO4	L3
3	With neat sketch, explain the working principle of SISO shift register.						10	CO1	L2
4	List the different types of BJT biasing. Derive the expression for collector emitter voltage (V_{CE}) for voltage divider bias circuit using approximate analysis.						10	CO1	L2
5	With hysteresis characteristics explain the working of Inverting Schmitt Trigger circuit.						10	CO4	L3
6	a	Using a 741 op-amp with a supply of 12V, design inverting Schmitt trigger circuit to have trigger points of $\pm 2V$.					5	CO2	L2
	b	Explain the working of Relaxation oscillator with necessary diagrams					5	CO1	L3

Faculty Signature

CCI Signature

HOD Signature

USN <input type="text"/>									
Internal Assessment Test 3 – March 2022									
Sub:	Analog and Digital Electronics				Sub Code:	21CS33	Branch:	ISE	
Date:	7/2/2023	Duration:	90 min's	Max Marks:	50	Sem/Sec:	III / A, B and C	OBE	
Answer any FIVE FULL Questions							MARKS	CO	RBT
1	With a block diagram explain the working of 4 bit parallel adder with accumulator						10	CO1	L1
2	Construct Mod 5 counter using SR flip flops						10	CO4	L3
3	With neat sketch, explain the working principle of SISO shift register.						10	CO1	L2
4	List the different types of BJT biasing. Derive the expression for collector emitter voltage (V_{CE}) for voltage divider bias circuit using approximate analysis.						10	CO1	L2
5	With hysteresis characteristics explain the working of Inverting Schmitt Trigger circuit.						10	CO4	L3
6	a	Using a 741 op-amp with a supply of 12V, design inverting Schmitt trigger circuit to have trigger points of $\pm 2V$.					5	CO2	L2
	b	Explain the working of Relaxation oscillator with necessary diagrams					5	CO1	L3

Faculty Signature

CCI Signature

HOD Signature

Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1

2) Excitation table for counter

Present state			Next state			Flip flop Input					
Q_c	Q_B	Q_A	Q_{c+1}	Q_{B+1}	Q_{A+1}	J_c	K_c	J_B	K_B	J_A	K_A
0	0	0	0	0	1	x	0	0	x	1	x
0	0	1	0	1	0	x	1	1	x	x	1
0	1	0	0	1	1	x	x	x	0	1	x
0	1	1	1	0	0	x	x	x	1	x	1
1	0	0	0	0	0	1	0	0	x	0	x
1	0	1	x	x	x	x	x	x	x	x	x
1	1	0	x	x	x	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x	x	x	x

For J_c

$Q_B Q_A$	00	01	11	10
Q_c				
0	0	0	1	0
1	x	x	x	x

$J_c = Q_B Q_A$

For K_c

$Q_B Q_A$	00	01	11	10
Q_c				
0	x	x	x	x
1	1	x	x	x

$K_c = 1$

For J_B

$Q_B Q_A$	00	01	11	10
Q_c				
0	1	x	x	x
1	x	x	x	x

$J_B = Q_A$

For K_B

$Q_B Q_A$	00	01	11	10
Q_c				
0	x	x	1	0
1	x	x	x	x

$K_B = Q_A$

For J_A

$Q_B Q_A$	00	01	11	10
Q_c				
0	1	x	x	1
1	0	x	x	x


$J_A = Q_c'$

For K_A

$Q_B Q_A$	00	01	11	10
Q_c				
0	x	1	1	x
1	x	x	x	x

$K_A = 1$

Step 5 Logic Diagram



3 With neat sketch, explain the working principle of SISO shift register.

6

CO4

L2

Solution:

The following Figure (a) illustrates a 4-bit right-shift register with serial input and output constructed from D flip-flops. When $Shift = 1$, the clock is enabled and shifting occurs on the rising clock edge. When $Shift = 0$, no shifting occurs and the data in the register is unchanged. The serial input (SI) is loaded into the first flip-flop (Q_3) by the rising edge of the clock. At the same time, the output of the first flip-flop is loaded into the second flip-flop, the output of the second flip-flop is loaded into the third flip-flop, and the output of the third flip-flop is loaded into the last flip-flop. Because of the propagation delay of the flipflops, the output value loaded into each flip-flop is the value before the rising clock edge.





Figure (b) illustrates the timing when the shift register initially contains 0101 and the serial input sequence is 1, 1, 0, 1. The sequence of shift register states is 0101, 1010, 1101, 0110, 1011.



4 List the different types of BJT biasing. Derive the expression for collector emitter voltage (V_{CE}) for voltage divider bias circuit using approximate analysis.
Solution:

10

CO1

L2

BJT BIASING


A transistor (*Bipolar Junction Transistor-BJT*) is a sandwich of one type of semiconductor (P-type or N-type) between two layers of other type. Transistors are of two types: *p-n-p transistor* and *n-p-n transistor*.

There are three distinct regions (hence, terminals) in a transistor: *Emitter, Base, and Collector*.

There are mainly three types of biasing a transistor: *Base bias* or *Fixed bias*, *Collector-to-Base bias*, *Voltage-divider bias*.

VOLTAGE DIVIDER (EMITTER CURRENT) BIAS CIRCUIT:

Voltage divider bias is the most stable of the three basic transistor biasing circuits. A voltage divider circuit is shown in the following Figure.



There is an emitter resistor R_E connected in series with Emitter terminal, so that the total dc load in series with the transistor is $(R_C + R_E)$. Resistors R_1 and R_2 constitutes a voltage V_B .

Applying KVL to the loop V_{CC} , R_1 , and R_2 , we get;

$$V_{CC} - I_1 R_1 - I_2 R_2 = 0 \quad \text{Or,} \quad I_1 R_1 + I_2 R_2 = V_{CC} \text{----- (5)}$$

We have; $I_1 = I_2 + I_B$

Voltage divider bias circuits are normally designed to have a voltage divider current I_2 very much greater than transistor base current I_B . i.e., $I_2 \gg I_B$. Hence, $I_1 \approx I_2$ ----- (6)

Using 6 in 5; $I_2 R_1 + I_2 R_2 = V_{CC}$ i.e., $I_2 (R_1 + R_2) = V_{CC}$ Or, $I_2 = (V_{CC}) / (R_1 + R_2)$

V_B is the voltage across R_2 . i.e., $V_B = I_2 R_2$ Or, $V_B = (V_{CC} * R_2) / (R_1 + R_2)$

V_E is the voltage across R_E . i.e., $V_E = I_E R_E$

Applying KVL to the base-emitter loop; $V_B - V_{BE} - V_E = 0$ i.e., $V_{BE} = V_B - V_E$

Or, $V_E = V_B - V_{BE}$ i.e., $I_E R_E = V_B - V_{BE}$ Hence, $I_E = (V_B - V_{BE}) / R_E$

Applying KVL to the collector-emitter loop; $V_{CC} - I_C R_C - V_{CE} - I_C R_E = 0$ [$I_E \approx I_C$]

i.e., $V_{CE} = V_{CC} - I_C (R_C + R_E)$

5 With hysteresis characteristics explain the working of Inverting Schmitt Trigger circuit.

Solution:

10


CO2

L2

Inverting Schmitt Trigger:

The input voltage V_{in} is applied to the inverting input terminal and the feedback voltage goes to the non-inverting terminal. This means, the circuit uses positive voltage feedback (i.e., feedback voltage aids the input voltage).

If the input voltage at the inverting terminal is slightly positive than feedback voltage at the non-inverting terminal, the output voltage will be negative (negative saturation, $-V_{sat}$); and if the input voltage more negative than the reference feedback voltage, the output will be positive (positive saturation, $+V_{sat}$).



Hence, the voltage at the output switches from $+V_{sat}$ to $-V_{sat}$ or vice-versa; are called *Upper Trigger Point (UTP)* and *Lower Trigger Point (LTP)*. The difference between two trigger points is called *Hysteresis*.

The upper and lower trigger points can be written as;

$$UTP = \frac{R_2}{(R_1 + R_2)} e V_{sat} \quad LTP = \frac{R_2}{(R_1 + R_2)} (-V_{sat})$$
$$V_{hys} = UTP - LTP = \frac{R_2}{(R_1 + R_2)} e V_{sat} - \frac{R_2}{(R_1 + R_2)} e (-V_{sat}) = 2 \left(\frac{R_2}{R_1 + R_2} \right) V_{sat} = 2\beta V_{sat}$$
$$\beta = \frac{R_2}{R_1 + R_2}$$

6 A Using a 741 op-amp with a supply of 12V, design inverting Schmitt trigger circuit to have trigger points of $\pm 2V$.

05

CO2

L3

Solution:


Using a 741 op-amp with a supply of $\pm 12V$, design an inverting schmitt Trigger circuit to have trigger points of $\pm 2V$.

Given: $V_{cc} = \pm 12V$, $LTP = -2V$ $C_2 \geq C_{B(max)}$, $|LTP| = \pm 2V$

Let $C_2 = 50 \mu A$, $V_{R_2} = UTP = +2V$

$$R_2 = \frac{V_{R_2}}{I_2} = \frac{2}{50 \times 10^{-6}} = 40 k\Omega$$

$$R_2 = 40 k\Omega$$



6 B Explain the working of Relaxation oscillator with necessary diagrams.

05

CO2

L2

Solution:

RELAXATION OSCILLATOR:

Relaxation oscillator is a non-linear electronic oscillator circuit that generates a continuous non-sinusoidal output signal in the form of rectangular wave, triangular wave or a saw-tooth wave. The time period of non-sinusoidal output depends on the charging time of the capacitor connected in the oscillator circuit.

The relaxation oscillator basically contains a feedback loop that has a switching device in the form of transistor, relays, operational amplifiers, comparators, or a tunnel diode that charges a capacitor through a resistance till it reaches a threshold level then discharges it again. The following Figure shows the basic circuit of an Op-Amp based relaxation oscillator.

