


① Components of SR latch.



Declaration:- It is used to declare the module  
 = x =  
 Ex:- module\_name (a, b, Cout)


Data flow:- In data flow we will use assign operator  
 = x =  
 Ex:- assign C = a ^ b

Gate level or structural:- In this there will be  
 = x =  
 calling of main function  
 gate\_name g1 (a, b, Cout)

Behavioral:- keyword @ always is used  
 = x =

System task:- where all the routine operations  
 = x =  
 Performed.

# SR latch



S	R	$\bar{S}$	$\bar{R}$	Output
0	0	1	1	No change
0	1	1	0	0
1	0	0	1	1
1	1	0	0	Toggle

Verilog code:-

```
module SR_latch (q, q_bar, S_bar, R_bar);
```

```
input S_bar, R_bar;
```

```
output q, q_bar;
```

```
nand g1 (q, S_bar, q_bar);
```

```
nand g2 (q_bar, R_bar, q);
```

```
endmodule
```

Stimulus code:-

```
module SR_latch_tb;
```

```
reg S_bar, R_bar;
```

```
wire q, q_bar;
```

```
module SR_latch (q, q_bar, S_bar, R_bar);
```

```
initial
```

```
begin
```

```
$monitor ($time, q = %b, q_bar = %b, S_bar = %b, R_bar = %b, q, q_bar, S_bar, R_bar);
```

```
S_bar = 0; R_bar = 0; #5;
```


```
S_bar = 1; R_bar = 0; #5;
```

$\bar{S}=0; \bar{R}=1; \#5;$

$\bar{S}=1; \bar{R}=1; \#5;$


end

endmodule



$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



Callig

Behavioral = x =


System talki- wh = x =

$$\bar{S} = 0; R = 1; \#5;$$

$$\bar{S} = 1; R = 1; \#5;$$


or  
entmodule

(3)



$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$



~~module 4-1-mux~~

VHDL code:-

module 4-1-mux(Y, S, I);

Output Y;

input [3:0] I;

input [1:0] S;

wire ~~W0, W1, W2, W3, W4, W5;~~

not g1(W0, S1); ✓

not g2(W1, S0);

and g3(W2, I0, W0, W1);

and g4(W3, I1, W0, S0); ✓

and g5(W4, I2, S1, W1);

and g6(W5, I3, S1, S0);

or and g7(Y, W2, W3, W4, W5);

endmodule

Stimulus code:-

mod 4-1-mux-tb;

reg [3:0] I;

reg [1:0] S; ✓


wire Y;


module 4-1-mux(Y, S, I);

```

initial
begin
  I[0]=0; I[1]=1; I[2]=0; I[3]=1;
  S[0]=0; S[1]=0;
  $display($time, S=%b; Y=%b; I=%b; S, Y, I);
  S[0]=0; S[1]=1;
  $display($time, S=%b; Y=%b; I=%b; S, Y, I);
  S[0]=1; S[1]=0;
  $display($time, S=%b; Y=%b; I=%b; S, Y, I);
  S[0]=1; S[1]=1;
  $display($time, S=%b; Y=%b; I=%b; S, Y, I);
end
endmodule

```





Verilog code:-

```
module A-bit-ripple-carry-adder(S3, Cout, a, b, Cin);
```

```
output Cout;
```

```
output [3:0]s;
```

```
input [3:0]a;
```

```
input [3:0]b;
```

```
input Cin;
```

~~wire c0, c1, c2;~~

✓ wire = )

a[0]

```
Fulladder FA0(S0, C0, a0, b0, Cin);
```

```
Fulladder FA1(S1, C1, a1, b1, C0);
```

```
Fulladder FA2(S2, C2, a2, b2, C1);
```

```
Fulladder FA3(S3, Cout, a3, b3, C2);
```

```
endmodule
```

Full adder 1 bit.

```
module Fulladder_FAO (sum, Cout, a, b, Cin);
```

```
output sum, Cout;
```

```
input a, b, Cin;
```

```
wire w1, w2, w3;
```

```
xor g1 (w1, a, b);
```

```
xor g2 (sum, w1, Cin);
```

```
and g3 (w2, a, b);
```

```
and g4 (w3, w1, Cin);
```

```
or g5 (Cout, w2, w3);
```

```
end
```

```
endmodule
```

Stimulus Code:-

```
module A-bit-ripple-Carry-Adder_tb;
```

```
reg [3:0] a;
```

```
reg [3:0] b;
```

```
reg Cin;
```

```
wire [3:0] S;
```

```
wire Cout;
```

```
module A-bit-ripple-Carry-Adder (S, Cout, a, b, Cin);
```

```
initial
```



```
begin
```

```
a = 4'b0000; b = 4'b0000; cin = 0; #5;
```


```
a = u'b0000; b = u'b0001; cin = 0; #5;
```

```
a = 4'b1111; b = 4'b1111; cin = 0; #5;
```

```
end
```

```
endmodule
```

②



Verilog code:-

```
module a1(y, a, b, c);
```

```
output y;
```

```
input a, b, c;
```

```
wire w1;
```

```
and (#5), (w1, a, b);
```

```
or (#A), (y, w1, c);
```

```
endmodule
```

Stimulus Code:-

~~== x == x ==~~

```
module a1_tb;
```

```
  wire y;
```

```
  reg a, b, c;
```

```
  module a1 (y, a, b, c);
```

```
    initial
```

```
    begin
```

```
      a = 1'b0; b = 1'b0; #5; c = 1'b0; #4;
```

```
      a = 1'b0; b = 1'b1; #5; c = 1'b0; #4;
```

```
      a = 1'b0; b = 1'b0; #5; c = 1'b0; #4;
```


```
      a = 1'b1; b = 1'b1; #5; c = 1'b0; #4;
```

```
      a = 1'b0; b = 1'b0; #5; c = 1'b1; #4;
```

```
      a = 1'b0; b = 1'b1; #5; c = 1'b1; #4;
```

```
      a = 1'b1; b = 1'b0; #5; c = 1'b1; #4;
```

```
      a = 1'b1; b = 1'b1; #5; c = 1'b1; #4;
```




```
endmodule
```

~~\_\_\_\_\_~~

Wave form:-  $Y = a \cdot b + c$

$= x =$



$1 \# 4$

$1 \# 4$

$1 \# 4$

$1 \# 4$

? Time scale not show?

⑤ Lexical Conventions:-

$= x = x = x =$

Lexical conventions are used to design the statements, definition which are further used for programming.

The Lexical conventions are:-

→ white space

→ Comment

→ Operators

~~→ Under #5000~~

→ Numeric Specifications

→ Strings

→ Identifier

→ White Space:-  
=  $\backslash$  =  $\backslash$  =

It is used to split the words.

Tab ( $\backslash t$ )

New line ( $\backslash n$ )

→ Comments:-  
=  $\backslash$  =

\*It is used to specify the performance of an operation.

→ Single line comment ( $//$ )

→ Multiple line comment ( $/* \dots */$ )

→ Operators:-  
=  $\backslash$  =

There are three types of operators

Linear operator:- It will write after the operand

Binary operator:- The operator will be in between  
=  $\backslash$  = two operands.

Ternary operator:- The operator will be in between  
=  $\backslash$  = the multiple operands



## → Numeric specifications:-

There are 4 types of specifications.

### Signed numbers:-

$\langle \text{size} \rangle \langle \text{format} \rangle \langle \text{number} \rangle$

Ex: 4'b1000

Signed numbers will display size and bit format followed by the number.

### Unsigned numbers:-

The default size is 32-bit  
The default format is decimal.

Ex: 20

### Underscored numbers:-

- The underscored number = x
- The high impedance number = z.

4 bits = hexa decimal

3 bits = octal

1 bit = binary.

### Negative numbers:-

→ The negative sign mention before the size.

Syntax:-

- <size> <bit-format> <number>

Ex: -4'd15

Strings:-

→ where the tokens are written within double quote

Ex: "a/b", "Hello".

Keywords and Identifiers:-

- keywords are pre-defined words
- They are written in lower case.
- They are case sensitive.
- Ex: end, endmodule.

Identifiers:-

- They are defined variables.
- Ex: reg a;

