| USN |  |  |  |  |  |
|-----|--|--|--|--|--|



## Internal Assessment Test 3 Solution –JAN 2023

|  |                  |                       | miemai Ass    | sessment Test    | 3 30   | iuuon –jai    | N 2023                   |          |     |             |         |
|--|------------------|-----------------------|---------------|------------------|--------|---------------|--------------------------|----------|-----|-------------|---------|
| Sub:                                   | Verilog HD       | <b>D</b> L            |               |                  |        | Sub<br>Code:  | 18EC56                   | Branch : | ECI | Ξ           |         |
| Date:                                  | 23/1/23          | Duration:             | 90 min's      | Max<br>Marks:    | 50     | Sem/Sec :     | 5 <sup>th</sup> /A,B,C,D |          |     |             | BE      |
| Answer any FIVE FULL Questions  S  MAI |                  |                       |               |                  |        |               |                          |          | ARK | СО          | RB<br>T |
|  |                  |                       |               |                  |        |               |                          |          | C01 | L2          |         |
| . <b>B</b>                             | locking Assigı   | nments                |               |                  |        |               |                          |          |     |             |         |
|  | Blocking assig   | nment stater          | nents are exe | ecuted in the or | der th | ey are specif | ied in a seque           | ntia1    |     |             |         |
|  |                  |                       |               | olock execution  |        |               | follow in a pa           | arallel  |     |             |         |
|  | block. The $=$ 0 | perator is us         | ed to specify | blocking assig   | nmen   | ts.           |                          |          |     |             |         |
|  | Example 7-       | 6 Blocking            | g Statemei    | nts              |        |               |                          |          |     |             |         |
|  | reg x, y, z;     |                       |               |                  |        |               |                          |          |     |             |         |
|  | reg [15:0] re    | g_a, reg_b            | );            |                  |        |               |                          |          |     |             |         |
|  | integer coun     | t;                    |               |                  |        |               |                          |          |     |             |         |
|  | //All behavio    | oral statem           | ents must l   | be inside an i   | nitia  | l or always   | block                    |          |     |             |         |
|  | initial          |                       |               |                  |        |               |                          |          |     |             |         |
|  | begin            |                       |               |                  |        |               |                          |          |     |             |         |
|  | to end           |                       |               |                  |        |               |                          |          |     |             |         |
|  | x = 0; y = 1;    | z = 1; //Sc           | alar assign   | ments            |        |               |                          |          |     |             |         |
|  | count = 0; //.   | Assignmer             | nt to intege  | r variables      |        |               |                          |          |     |             |         |
|  | reg_a = 16'b     | 0; reg_b =            | reg_a; //in   | itialize vecto   | rs     |               |                          |          |     |             |         |
|  | #15 reg_a[2]     | ] = 1'b1; //]         | Bit select a  | ssignment w      | ith d  | elay          |                          |          |     |             |         |
|  | #10 reg_b[1      | $5:13$ ] = $\{x, x\}$ | , y, z} //As  | sign result of   | con    | catenation    |                          |          |     |             |         |
|  |                  | // pa                 | rt select of  | a vector         |        |               |                          |          |     |             |         |
|  |                  |                       | _             | o an integer     |        |               |                          |          |     |             |         |
| (b)                                    | Write behavi     | orioal veril          | og descripti  | on of 4 to 1 N   | Aultij | plexer        |                          |          | [5] | CO2,<br>CO3 |         |

There are two types of blocks: sequential blocks and parallel blocks. Sequential blocks The keywords begin and end are used to group statements into sequential blocks. Sequential blocks have the following characteristics: The statements in a sequential block are processed in the order they are specif A statement is executed only after its preceding statement completes executio (except for nonblocking assignments with intra-assignment timing control). If delay or event control is specified, it is relative to the simulation time when previous statement in the block completed execution.  $|CO5| \overline{L2}$ 2 (a) Explain force, release and assign, deassign statements with an example. [6] CO<sub>2</sub> (b) Explain sequential and parallel block with one example. [4] end //Illustration 2: Sequential blocks with delay. reg x, y; reg [1:0] z, w; initial begin x = 1'b0; //completes at simulation time 0 #5 y = 1'b1; //completes at simulation time #10  $z = \{x, y\}$ ; //completes at simulation t  $#20 w = {y, x}; //completes at simulation t$ end There are two types of blocks: sequential blocks and parallel blocks. Sequential blocks The keywords begin and end are used to group statements into sequential block Sequential blocks have the following characteristics: The statements in a sequential block are processed in the order they ar A statement is executed only after its preceding statement completes e (except for nonblocking assignments with intra-assignment timing cor If delay or event control is specified, it is relative to the simulation tim previous statement in the block completed execution. [10] CO4 L3 Write a design and test bench verilog program for carry look-ahead adder using data flow description. CO4 L3 (a)Compare task and function with syntax. [4]

| (b) | Write | verilog | code 1 | to c | alculate | parity | using | task. |
|-----|-------|---------|--------|------|----------|--------|-------|-------|
|-----|-------|---------|--------|------|----------|--------|-------|-------|

| [6]   | CO2, |  |
|-------|------|--|
| r - 1 | CO3, |  |
|       | CO5  |  |

| USN |  |  |  |  |  |
|-----|--|--|--|--|--|



|      | Internal Assessment Test 3 –JAN 2023  |                                    |               |                |       |              |              |       |            |             |         |
|------|---|------------------------------------|---------------|----------------|-------|--------------|--------------|-------|------------|-------------|---------|
| Sub  | : Verilog   | HDL                                |               |                |       | Sub<br>Code: | 18EC56       | Branc | h<br>: ECI | Ξ           |         |
| Date | te: 23/1/23 Duration: 90 min's Max Marks: 50 Sem/Sec : 5 <sup>th</sup> /A,B,C,D                                     |                                    |               |                |       |              |              | OBE   |            |             |         |
|      | Answer any FIVE FULL Questions  |                                    |               |                |       |              |              | N     | MARK<br>S  | СО          | RB<br>T |
| 1 (  | a)Explain b   | ocking and no                      | n blocking s  | tatements with | h an  | example.     |              |       | [5]        | C01         | L2      |
|      |   | erilog program<br>pperator.(Data : | _             |                | iplex | er using lo  | gic equation | and   | [5]        | CO2,<br>CO3 |         |
| 2    |   | n force, release                   |               | ,              | nents | with an exa  | mple.        |       | [6]        | CO5         |         |
|      |   |                                    |               |                |       |              |              |       |            |             |         |
| (    | b) Explain s  | equential and j                    | parallel bloc | k with one ex  | ampl  | e.           |              |       | [4]        | CO2         | L2      |
|      | Write a design and test bench verilog program for 4bit full adder with carry lookahead using data flow description. |                                    |               |                |       |              |              | ook-  | [10]       | CO4         | L3      |
|      |   |                                    | 1             |                | ~     |              |              |       |            |             |         |
|      | Exar  | nple 6-5 4-b                       | oit Full Ac   | lder with (    | Carr  | y Looka      | head         |       |            |             |         |
|      |   | le fullado                         |               | out, a,        | b,    | c_in);       |              |       |            |             |         |
|      |   | nputs and<br>ut [3:0] s            | -             |                |       |              |              |       |            |             |         |
|      | outp  | ut c_out;                          |               |                |       |              |              |       |            |             |         |
|      |   | t [3:0] a,<br>t c_in;              | b;            |                |       |              |              |       |            |             |         |
|      | // т  | -<br>nternal wi                    | res           |                |       |              |              |       |            |             |         |
|      | wire p0,g0, p1,g1, p2,g2, p3,g3;  |                                    |               |                |       |              |              |       |            |             |         |
|      | wire c4, c3, c2, c1;  |                                    |               |                |       |              |              |       |            |             |         |
|      | // compute the p for each stage assign $p0 = a[0] ^ b[0]$ ,   |                                    |               |                |       |              |              |       |            |             |         |
|      | 8331  |                                    | 1] ^ b[1      |                |       |              |              |       |            |             |         |
| 4 (  | a)Compare   | task and functi                    | on with synt  | ax.            |       |              |              |       | [4]        | CO4         | L3      |

Table 8-1. Tasks and Functions

| Functions   | Tasks  |
|---|--|
| A function can enable another function but not another task.                        | A task can enable other tasks and functions.   |
| Functions always execute in 0 simulation time.                                      | Tasks may execute in non-zero simulation time.   |
| Functions must not contain any delay, event, or timing control statements.          | Tasks may contain delay, event, or timing control statements.                                      |
| Functions must have at least one input argument. They can have more than one input. | Tasks may have zero or more arguments of type input, output, or inout.                             |
| unctions always return a single value. They cannot have output or inout arguments.  | Tasks do not return with a value, but can pass multiple values through output and inout arguments. |

(b) Write verilog code to calculate parity of 32 bit data using task with delay.

```
CO2, L3
CO3,
CO5
```

[6]

```
//Define a module that contains the function calc_parity
module parity;
reg [31:0] addr;
reg parity;
//Compute new parity whenever address value changes
always @(addr)
begin
        parity = calc_parity(addr); //First invocation of calc_parity
        $display("Parity calculated = %b", calc_parity(addr) );
                                     //Second invocation of calc parity
end
. . .
//define the parity calculation function
function calc_parity;
input [31:0] address;
begin
        //set the output value appropriately. Use the implicit
        //internal register calc parity.
        calc_parity = ^address; //Return the xor of all address bits.
end
endfunction
```

(a) Explain generate case statement with an example

5

[5] C01, L2 CO2

```
// Port declarations
 output [N-1:0] sum;
 output co;
 input [N-1:0] a0, a1;
 input ci;
 // Instantiate the appropriate adder based on the width of the k
 // This is based on parameter N that can be redefined at
 // instantiation time.
 generate
 case (N)
   //Special cases for 1 and 2 bit adders
   1: adder_1bit adder1(c0, sum, a0, a1, ci); //1-bit implementat
   2: adder 2bit adder2(c0, sum, a0, a1, ci); //2-bit implementat
   // Default is N-bit carry look ahead adder
   default: adder_cla #(N) adder3(c0, sum, a0, a1, ci);
 endcase
 endgenerate //end of the generate block
 endmodule
// This module generates an N-bit adder
module adder(co, sum, a0, a1, ci);
// Parameter Declaration. This can be redefi
parameter N = 4; // 4-bit bus by default
```


#### 7.8.3 Generate Case

A generate case permits the following Verilog constructs to be conditionally instinto another module based on a select-one-of-many case construct that is determine the design is elaborated:


- Modules
- User defined primitives, Gate primitives
- · Continuous assignments
- initial and always blocks
- (b) Write verilog code to calculate factorial of given number using function.

```
module top;
parameter delay=10;
reg [3:0] n;
reg [31:0] n_fac;
initial
begin
  n=4'd5;
  #delay factorial(n_fac,n);
  $display($time, "Factorial of n is %d",n fac);
end
task automatic factorial;
output [31:0] x_fac;
input [3:0] x;
begin
if(x>=2)
 begin
    factorial(x fac,x-1);
    x_fac=x_fac*x;
  end
else
 x fac=1;
end
endtask
endmodule
```

6 Explain neat flow chart explain logic systhesis from RTL to gates.



[10 CO6 L2



# 9.2 Overriding Parameters

Parameters can be defined in a module definition, as was discussed earlier in <u>Section 3.2.8</u>, Parameters. However, during compilation of Verilog modules, parameter values can be altered separately for each module instance. This allows us to pass a distinct set of parameter values to each module during compilation regardless of predefined parameter values.

There are two ways to override parameter values: through the defparam statement or through module instance parameter value assignment.

### 9.2.1 defparam Statement

Parameter values can be changed in any module instance in the design with the keyword defparam. The hierarchical name of the module instance can be used to override