1



15EC53

Fifth Semester B.E. Degree Examination, June/July 2023 Verilog HDL Fime: 3 hrs

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1 Explain a typical design flow for designing VLSI IC circuit using the block diagram.

(06 Marks) Explain top down design methodology and bottom up design methodology. (10 Marks)

With a block diagram of 4-bit Ripple carry counter, explain the design hierarchy. (10 Marks) 2 a. Explain the trends in Hardware Description Languages (HDLs).

(06 Marks)

Module-2

(06 Marks) Explain system tasks and compiler directives in verilog.

What are the basic components of a module? Explain all the components of a verilog (06 Marks) module with a neat block diagram.

Write verilog description of SR Latch. Also write stimulus code.

(04 Marks)

OR

iv) Parameters v) Vectors iii) Arrays ii) Nets Write a notes on: i) Registers (12 Marks) vi) Memories.

Declare a top-level module "Stimulus". Define Reg_in (4 bit) and Clk (1 bit) as register variables and Reg_out (4 bits) as wire. Instantiate the module "shift-reg" in "stimulus" block and connect the ports by ordered list. Declare A (4 bit) and clock (1 bit) as inputs and B (4 bit) as output in "shift-reg" module. (No need to show internals). Write a verilog code (04 Marks) for the above,

Module-3

With the help of logic diagram, write a verilog code for 4 to 1 multiplexer using gate - level (08 Marks) modeling.

What are rise, fall and turn-off delays? Explain, how they are specified in verilog. (08 Marks)

Explain conditional and concatenation operator with an example. (06 Marks)

Write a verilog dataflow description for 4-bit full adder with carry lookahead. (10 Marks)

Module-4

Explain the blocking assignment statements and non-blocking assignment statements with (08 Marks) relevant examples.

Write a note on the following loop statements:

ii) forever loop. i) While loop

(08 Marks)

OR

Explain sequential and parallel blocks with examples. (08 Marks) 8 Write a verilog program for 8-to-1 multiplexer using case statement. (08 Marks) b.

Module-5

Explain the design tool flow followed in VLSI design with a neat flow diagram. (10 Marks) 9 Write VHDL Data flow description of 1 Bit full Adder. (06 Marks) b.

BANGALORE - 560 037 OR

Explain the relationship between a design entity and its entity declaration and architecture 10 (10 Marks) body in VHDL. (06 Marks)

Write VHDL structural description of 1 Bit Full Adder.