

SOLUTION

Sub: Analog and Digital Electronics Sub Code: 18CS33

Session: July 2022/ Jan 2023

Branch: CSE

Course Instructor:
Prof. Pratham Majumder
&
Prof. Paramita Mitra

	Module-1
1	Explain the construction and working principle of LED. (05 Mark)
	 List the types of transistor biasing. Explain Fixed Bias Circuit with necessary analysis.
	(06 Mark
	c. Explain the operation of astable multivibrator using IC555 and derive the expression for
	time period, frequency and duty cycle. (69 Marks
2	a. Explain the operation of peak detector circuit with neat diagram. (05 Marks
-	b. List and explain the performance parameters of regulated power supply. (06 Marks
	c. Explain the 3 bit flush type ADC with necessary circuit and truth table. (69 Marks
	c. Expan are 5 on mon type tibe with investing enough and them more.
	Module-2
3	a. Find the minimum sum of products using K-map and identify prime implicants.
	$f(a,b,c,d) = \sum m(0,2,6,10,11,12,13) + d(3,4,5,14,15)$ (06 Marks
	b. Find the minimum SOP and POS using K-map
	$f(a,b,c,d) = \sum m(6,7,9,10,13) + d(1,4,5,11) $ (08 Marks
	c. List the steps for Petrick's method. (06 Marks
	D= CT
9	OR
4	a. Find all the prime implicants using Quine Mc Cluskey method. Verify the result using
	K-map.
	$f(w, x, y, z) = \sum m(7,9,12,13,14,15) + d(4,11) $ (12 Marks)
	b. Using Prime implication chart, find all the minimum SOP of the function using Quine
	McCluskey method.
	$f(a,b,c,d) = \sum m(0,1,2,3,10,11,12,13,14,15) $ (08 Marks)
	(3 -3)
	Module-3
5	Realize the function using only two input NAND gate and inverters.
	$f_1 = \sum m(0, 2, 3, 4, 5), f_2 = \sum m(0, 2, 3, 4, 7), f_3 = \sum m(1, 2, 6, 7)$ (06 Marks
	b. Draw the timing diagram of the circuit, Assume propagation delay of each gate is 20 ns.
	(05 Marks
	63 0
	and the contract of the contra
	10
	C=0 Fig. Q5 (b) - (ii)
	Fig. Q5 (b) – (i)
	c. List the types of hazards. Explain how static 1 hazard can be detected and removed with

		OR	
6	a.	Write short notes on three state buffers.	(06 Marks)
	b.	Design 7-segment decoder using PLA.	(06 Marks)
	c.	Construct 8: 1 mux using only 2: 1 mux.	(08 Marks)
		Module-4	
7	a.	Given that A = "00101101" and B = "10011". Determine the value of E	
		F<=not B & "0111" or A&"1" and "1"&A	(04 Marks)
	b.	Write the complete VHDL code for 4 bit binary adder.	(08 Marks)
	C.	Explain how the VHDL code can be compiled simulated and synthesized with	example.
	-		(08 Marks)
		The state of the s	West Control of Control of Control
		OR O'	
8	a.	Explain T Flip Flop with truth table.	(07 Marks)
	b.	Explain Master-Slave JK flip flop with neat diagram.	(08 Marks)
	C	Write short notes on switch debouncing with an SR Latch.	(05 Marks)
			300000000000000000000000000000000000000
		Module-5	
9	a.	Explain 8 bit serial in serial out shift register.	(10 Marks)
	b.	Explain n bit parallel adder with accumulator.	(10 Marks)
			#FF00013011.50004
		OR	
10	a.	Design and explain mod 8 synchronous counter using JK flip flop.	(10 Marks)
	b.	Explain how moore transition and states can be constructed with examples.	(10 Marks)
		popular new moore demonstrate and even on constrate a wint consequent	(a. riam) noy

Answers

Q1

Photodiode: A photodiode is a light detector semiconductor device that converts light energy into electric current or voltage which depends upon the mode of operation.





Fig 1: Photodiade construction

-> The typical construction of a photodicale is shown in fig .

-> Here construction technique called ion implantation is used where the surface of a layer of N-type is bombarded with P-type silicon ions to produce a P-type layer about 1 um. thick.

From n-type to p-type & excess holes move from p-type to n-type this process is called diffusion, resulting in creation of a depletion layer as chown in above ligo



>At i=0. the vellage on the espacitor Ve=0, the se vollage is applied to both trigger point of low comparator and upper comparator.

TAS Ve=0, which is less than \frac{1}{3} va, the output.

Tower comparatos goes high (\$\overline{a} = 0) and \$\overline{a} = 0.

- → The capacilor starts charging through RA de when Ve reaches = vec, the upper compar output goethigh Litevill set the SREF 1. \$=1,18=0.
- -> The capacitor starts discharging through PB transistor F. when $v_c = \frac{1}{3} v_{cc}$, the lower comparator output goes high.

on tinuous a hence circuit is called agital oscillator.

-> The on period Ton is given by

Ton = 0.643 (RA+RB)C

-> The discharging time Top is

Tapl = 0.693 Rg C


oduly cycle is given by

D = on time = Ton

Total time = Ton

(15

Photodiode: A photodiode is a light detector semiconductor device that converts light energy into electric current or voltage which depends upon the mode of operation.




Figo: Photodiade construction

-> The typical construction of a photodiode is shown in lig .

-> Here construction technique called ion implantation is used where the surface of a layer of N-type is bombarded with P-type silicon ions to produce a P-type layer about 1 mm. thick.

During fromation of the diode, excess electrons move from n-type to p-type & excess holes move from p-type to n-type this process is called difficion, resulting in creation of a depletion layer as chown in above ligo



Q3 4-bit parallel Adder

LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL;

ENTITY FA IS PORT(A,B,CIN:IN STD_LOGIC;SUM,COUT:OUT STD_LOGIC); END FA;

ARCHITECTURE BEHV OF FA IS
BEGIN
SUM<=A XOR B XOR CIN;
COUT<=(A AND B) OR (B AND CIN) OR (A AND CIN);
END BEHV;

LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL;

ENTITY ADDER_4BIT IS PORT(A,B:IN STD_LOGIC_VECTOR(3 DOWNTO 0);S:OUT STD_LOGIC_VECTOR(3 DOWNTO 0);C:OUT STD_LOGIC); END ADDER_4BIT;

ARCHITECTURE BEHV OF ADDER_4BIT IS SIGNAL TEMP:STD_LOGIC:='0'; SIGNAL CAR:STD_LOGIC_VECTOR(2 DOWNTO 0); BEGIN


FA1:ENTITY WORK.FA PORT MAP(A(0),B(0),TEMP,S(0),CAR(0));

FA2:ENTITY WORK.FA PORT MAP(A(1),B(1),CAR(0),S(1),CAR(1)); FA3:ENTITY WORK.FA PORT MAP(A(2),B(2),CAR(1),S(2),CAR(2)); FA4:ENTITY WORK.FA PORT MAP(A(3),B(3),CAR(2),S(3),C);

END BEHV;

Q4

SR Latch - Switch Debouncing:



When a mechanical switch is opened or closed, the switch contacts tend to vibrate or bounce open and closed several times before settling down to their final position. This produces a noisy transition, and this noise can interfere with the proper operation of a logic circuit. This can be avoided by contacting to SR latch.

The input to the switch in Figure above is connected to a logic 1 (+V). The pull-down resistors connected to contacts a and b assure that when the switch is between a and b the latch inputs a and a will always be at a logic 0, and the latch output will not change state.


The timing diagram shows what happens when the switch is flipped from a tob.

As the switch leaves a, bounces occur at the R input; when the switch reaches b, bounces occur at the S input.


After the switch reaches b, the first time S becomes 1, after a short delay the latch switches to the Q = 1 state and remains there.


Thus Q is free of all bounces even though the switch contacts bounce.


This debouncing scheme requires a *double throw* switch that switches between two contacts; it will not work with a *single throw* switch that switches between one contact and open.



CLK	D	Q	Status
0	Х	Q_0	No change
^	0	0	Reset
^	1	1	Set








Master Slave JK F/F:


In "JK Flip Flop", when both the inputs and CLK set to 1 for a long time, then Q output toggle until the CLK is 1. Thus, the uncertain or unreliable output produces. This problem is referred to as a race-round condition in JK flip-flop and avoided by ensuring that the CLK set to 1 only for a very short time.

The master-slave flip flop is constructed by combining two <u>JK flip flops</u>. These flip flops are connected in a series configuration. In these two flip flops, the 1st flip flop work as "master", called the master flip flop, and the 2nd work as a "slave", called slave flip flop. The master-slave flip flop is designed in such a way that the output of the "master" flip flop is passed to both the inputs of the "slave" <u>flip flop</u>. The output of the "slave" flip flop is passed to inputs of the master flip flop.


In "master-slave flip flop", apart from these two flip flops, an inverter or <u>NOT gate</u> is also used. For passing the inverted clock pulse to the "slave" flip flop, the inverter is connected to the clock's pulse. In simple words, when CP set to false for "master", then CP is set to true for "slave", and when CP set to true for "master", then CP is set to false for "slave".



Q6 D flip-flop




Next state Q+ output 1 when D=1 (b) T flip-flop




Next state Q+ output 1 when T=1 and Q=0 or T=0 and Q=1

(c) S-R latch or flip-flop




Next state Q+ output 1 when S=1 or when R=0 and Q=1. (d) J-K flip-flop



Next state Q+ output 1 when J=1 and Q-0 or K=0 and Q=1 The J-K flip-flop (Figure above is an extended version of the S-R flip-flop.

Register

A Register is a device which is used to store such information. It is a group of flip flops connected in series used to store multiple bits of data.



When it is time to load data into register, Load is set to 1 for one clock period. When, Load = 1, the clock signal (Clk) is transmitted to the FF clock inputs and the data applied to the D FF inputs will be loaded into the FFs on the falling edge of the clock. E.g., if the outputs are 0000 (Q3 = Q2 = Q1 =Q0 = 0) and the data inputs are 1101 (D3 = 1, D2 = 1, D1 = 0, D0 = 1), after the falling edge of the clock Q will change from 0000 to 1101. ClrN is the clear signal. A logic 0 is required to clear the FF.


T Flip Flop Excitation Table

PRESENT STATE	NEXT STATE	Т
0	0	0
0	1	1
1	0	1
1	1	0


So, the above table is the excitation table for T Flip Flop.

State Table with excitation table


PRESENT STATE			NEXT STATE			FLIP FLOP		
Q ₃	Q_{z}	${\sf Q}_1$	Q' ₃	Q'2	Q'1	T ₃	Tz	T ₁
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1




Q8 Design a 4-bit shift register with parallel load using D flip-flops. These are two control inputs: shift and load. When shift = 1, the content of the register is shifted by one position. New data is transferred into the register when load = 1 and shift = 0. If both control inputs are equal to 0, the content of the register dose not change.



Q9Answer:






Q10 ParallelAdder

A single full adder performs the addition of two one bit numbers and an input carry. But a Parallel Adder is a digital circuit capable of finding the arithmetic sum of two binary numbers that is greater than one bit in length by operating on corresponding pairs of bits in parallel. It consists of full adders connected in a chain where the output carry from each full adder is connected to the carry input of the next higher order full adder in the chain. A n bit parallel adder requires n full adders to perform the operation. So for the two-bit number, two adders are needed while for four bit number, four adders are needed and so on. Parallel adders normally incorporate carry lookahead logic to ensure that carry propagation between subsequent stages of addition does not limit addition speed.

date generated from any arithmetic or logical data processing or operation.



The circuit shows 4-bit parallel binary adder hising a ting register of flip flops are known as accumulator. In this design 4 full adder circuit is used for parallel addition. Initially, carry (co) is assumed to be zero, i.e., co =0 which is applied to the first full adder i.e., FAO. The 'Ad' signal is used to load the adder ofps into the accumulator on the rising edge of clock. Initially, 4-bit number X3 X2 X1X0 is stored in the accumulator. The number (adderd) Y3 Y2 Y1Y0 is applied to the accumulator after carry propagation to the adder.

hence, Accumulator = $\times 3 \times_2 \times_1 \times_6$ (augend) at time to addend = $93 \times_2 \times_1 \times_6$ at time to $5um = 53 \times_2 \times_1 \times_6$


edge of clock signal Qt = 1, else, Si = 0 then Qt = 0.


This sum 53 S2 S1 So is stored in respective F/Fs and in the next iteration & the same value will be used as an augend.

me to augend = X3 X2 XI Xo addend = 93 92 41 40 accumulator: S3 S2 S1 S0 augend = 53 S2 S1 So at time to 43' 42' 41 40 addend = 83 82 51 50' accum = augend = 53' 52' 51' 50' at twice to addend = 43" 42" 41" 40" acc : 53" 52" Si" 50"


and so. on.

- Moore machine ...
 - Output of a sequential circuit is a function of the present state only
 - Two examples ...





 The state graph for a Moore machine has the output associated with the state



- Analyze the circuit below ... input sequence X = 01101 ... Initial state is A = B = 0
- Initially ... X=0 ... so $D_A=1$... and ... $D_B=0$ The state will change to A=1 and B=0 after the first rising clock edge

