Semester End Examination – July/August 2022 Scheme and Solution Faculty-Divya Singh/Aparna N




Fig b: Connections between the processor and the memory

The above fig. b shows how memory & the processor can be connected. In addition to the ALU & the control circuitry, the processor contains several registers used for several different purposes.

The instruction register (IR):-Holds the instructions that is currently being executed. Its output is available for the control circuits which generates the timing signals that control the various processing elements in one execution of instruction.

The program counter PC:-This is another specialized register that keeps track of execution of a program. It contains the memory address of the next instruction to be fetched and executed.

Besides IR and PC, there are n-general purpose registers R0 through Rn-1. The other two registers which facilitate communication with memory are: -


- **1.** MAR (Memory Address Register):- It holds the address of the location to be accessed.
- **2.** MDR (Memory Data Register):- It contains the data to be written into or read out of the address location.

Operating steps are

- 1. Programs reside in the memory & usually get these through the I/P unit.
- 2. Execution of the program starts when the PC is set to point at the first instruction of the program.
- 3. Contents of PC are transferred to MAR and a Read Control Signal is sent to the memory.
- 4. After the time required to access the memory elapses, the address word is read out of the memory and loaded into the MDR.
- 5. Now contents of MDR are transferred to the IR & now the instruction is ready to be decoded and executed.
- 6. If the instruction involves an operation by the ALU, it is necessary to obtain the required operands.
- 7. An operand in the memory is fetched by sending its address to MAR & Initiate a read cycle.
- 8. When the operand has been read from the memory to the MDR, it is transferred from MDR to the ALU.

9. After one or two such repeated cycles, the ALU can perform the desired operation 10. If the result of this operation is to be stored in the memory, the result is sent to Mark & a write cyclinitiated.	MDR. cle is
12. The contents of PC are incremented so that PC points to the next instruction to be executed.	nat is
1b Three address, two address, one address	8
S=A*B+C*D Load A MULTIPLY B Store X	
Load C MULTIPLY D Store Y Load X	
ADD Y Store S	
 We now focus our attention on the processor time component of the total elatime. Let 'T' be the processor time required to execute a program that has prepared in some high-level language. The compiler generates a machine lang object program that corresponds to the source program. Assume that comexecution of the program requires the execution of N machine cycle languinstructions. The number N is the actual number of instruction execution and in necessarily equal to the number of machine cycle instructions in the object program instructions inside a program loop others may not be executed all, depending of input data used. Suppose that the average number of basic steps needed to exone machine cycle instruction is S, where each basic step is completed in one cycle. If clock rate is 'R' cycles per second, the program execution time is given by 	been guage nplete guage is not gram. e for on the accute
$T = \frac{N \times S}{R}$	
 this is often referred to as the basic performance equation. We must emphasize N, S & R are not independent parameters changing one may affect and Introducing a new feature in the design of a processor will lead to improved performance only if the overall result is to reduce the value of T. 	
2a Addresssing modes.	10


Name	Assembler synt	ax Addressing function					
Immediate	#Value	Operand == Value					
Register	Ri	EA = Ri					
Absolute (Direct)	LOC	EA = LOC					
Indirect	(Ri)	$EA = \{Ri\}$					
	(LOC)	EA == [LOC]					
- Index	X(R/)	$\mathbf{E}\mathbf{A} = [\mathbf{R}i] + \mathbf{X}$					
Base with index Base with index	(Ri,Rj) X(Ri,Rj)	EA = [Ri] + [Rj] $EA = [Ri] + [Rj] + X$					
and offset	24,44,44						
Relative	X(PC)	EA = [PC] + X					
Autoincrement	(Ri)+	EA = [Ri]; Increment Ri					
Autodecrement	-(Ri)	Decrement Ri;					
		EA = [Ri]					
EA = effective address Value = a signed number		-					
Big endian, little endian			6(3]				
There are two ways in whi	,	arranged (Figure 2.3).	eacl				
	•	for the more significant bytes of the word.					
	•	ed for the less significant bytes of the word					
-	•	s the addresses of successive words in the					
memory.	-, , >						
Overall Spec Rating			4				
	it is the measure of h	now well a processor operates for a given					
benchmark.							
2 SPEC selects & publish	es the standard program	ms along with their test results for different					
application domains. (SPEC-System Performance Evaluation Corporation).							
3 SPEC Rating is given by	/						
SPEC Rating = (Running	time of the reference (Computer) / (Running time of the Computer					
Under test)							
· ·	(freez)	±					
· ·	$\left(\prod_{i=1}^{n} SPEC_{i}\right)$	±					
SPEC rating =	V:=1 /	errupt from multiple devices	10(5				
SPEC rating — Explain the following me	ethods of handling into	errupt from multiple devices					
 SPEC rating =	ethods of handling into	1 1					
SPEC rating — Explain the following me	ethods of handling into	1 1					
 Explain the following me i) Interrupt nesting. Interrupt Nesting	ethods of handling into ii) Daisy chain metho	od	`				
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the pre-	ethods of handling into ii) Daisy chain metho	ing the interrupt service routine for a	`				
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the predevice, it disabled the int	ethods of handling inte ii) Daisy chain method occessor started execut errupts from the device	ing the interrupt service routine for a ce.	`				
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the predevice, it disabled the int In general, same arranger	ethods of handling inte ii) Daisy chain method occessor started execut errupts from the device	ing the interrupt service routine for a	`				
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the predevice, it disabled the int In general, same arranger to the processor.	ethods of handling into ii) Daisy chain metho occessor started execut errupts from the device ment is used when mu	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests	`				
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the predevice, it disabled the int In general, same arrangent to the processor. During the execution of a	ethods of handling interior ii) Daisy chain methodocessor started execute errupts from the devicement is used when much interrupt service round.	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests	ethods of handling into ii) Daisy chain method occessor started execut errupts from the device ment is used when mu	ing the interrupt service routine for a ce. altiple devices can send interrupt requests utine of device, the processor does not e.					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the predevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests. Since the interrupt service.	ethods of handling interior Daisy chain method occessor started execute errupts from the devicement is used when much interrupt service roof from any other device e routines are usually	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arrangent to the processor. During the execution of a accept interrupt requests Since the interrupt service generally acceptable. How	ethods of handling into ii) Daisy chain method occessor started execut errupts from the device ment is used when much an interrupt service rou- from any other device e routines are usually wever, for certain dev	ing the interrupt service routine for a ce. altiple devices can send interrupt requests utine of device, the processor does not e.					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the predevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests. Since the interrupt service.	ethods of handling into ii) Daisy chain method occessor started execut errupts from the device ment is used when much an interrupt service rou- from any other device e routines are usually wever, for certain dev	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arrangent to the processor. During the execution of a accept interrupt requests Since the interrupt service generally acceptable. How	ethods of handling interior Daisy chain methods of handling interior Daisy chain method occessor started execut errupts from the devicement is used when much interrupt service routines are usually wever, for certain device a priority structure:	ing the interrupt service routine for a ce. altiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the predevice, it disabled the int In general, same arrangent to the processor. During the execution of a accept interrupt requests Since the interrupt service generally acceptable. How devices are organized in a An interrupt request from	ethods of handling into ii) Daisy chain method occessor started execut errupts from the device ment is used when much an interrupt service roof from any other device e routines are usually wever, for certain device a priority structure:	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O te is accepted while the					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arrangent to the processor. During the execution of a accept interrupt requests. Since the interrupt service generally acceptable. How devices are organized in An interrupt request from processor is executing the	ethods of handling into ii) Daisy chain method occessor started execut errupts from the device ment is used when much an interrupt service rou- from any other device e routines are usually wever, for certain device a priority structure: in a high-priority device e interrupt service rou-	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O the is accepted while the utine of a low priority device.					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests Since the interrupt servic generally acceptable. How devices are organized in a An interrupt request from processor is executing the A priority level is assigned	ethods of handling interior. Daisy chain methods of cessor started execute errupts from the devicement is used when much interrupt service routines are usually wever, for certain device a priority structure: A high-priority device interrupt service routed to a processor that of the cessor that o	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O the is accepted while the utine of a low priority device.					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arrangent to the processor. During the execution of a accept interrupt requests Since the interrupt service generally acceptable. How devices are organized in a An interrupt request from processor is executing the A priority level is assigned changed under program of	ethods of handling into ii) Daisy chain method occessor started execut errupts from the device ment is used when much an interrupt service rou- from any other device e routines are usually wever, for certain device a priority structure: a a high-priority device in interrupt service rou- ed to a processor that control.	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O te is accepted while the time of a low priority device. can be					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests. Since the interrupt service generally acceptable. How devices are organized in a An interrupt request from processor is executing the A priority level is assigned changed under program of Priority level of a process.	ethods of handling into ii) Daisy chain method occessor started execut errupts from the device ment is used when much an interrupt service rou- from any other device e routines are usually wever, for certain device a priority structure: a a high-priority device in interrupt service rou- ed to a processor that control.	ing the interrupt service routine for a ce. Iltiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O the is accepted while the utine of a low priority device.	`				
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests Since the interrupt servic generally acceptable. How devices are organized in a An interrupt request from processor is executing the A priority level is assigned changed under program of Priority level of a process being executed.	ethods of handling interior ii) Daisy chain method occessor started execute errupts from the devicement is used when much interrupt service rouf from any other device e routines are usually wever, for certain device a priority structure: In a high-priority device interrupt service rought to a processor that execute is the priority of the control.	ing the interrupt service routine for a ce. altiple devices can send interrupt requests utine of device, the processor does not ce. short, the delay that this causes is ices this delay may not be acceptable. I/O ce is accepted while the tine of a low priority device. can be the program that is currently					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests. Since the interrupt service generally acceptable. How devices are organized in a An interrupt request from processor is executing the A priority level is assigned changed under program of Priority level of a process being executed. When the processor starts	ethods of handling interior ii) Daisy chain method occessor started execute errupts from the devicement is used when much interrupt service roufrom any other device eroutines are usually wever, for certain device a priority structure: In a high-priority device interrupt service rought to a processor that executing the priority of the sexecuting the interrupt service.	ing the interrupt service routine for a ce. altiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O the is accepted while the attine of a low priority device. If the program that is currently the interpretation of a low priority device.					
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests Since the interrupt servic generally acceptable. How devices are organized in a An interrupt request from processor is executing the A priority level is assigned changed under program of Priority level of a process being executed.	ethods of handling interior ii) Daisy chain method occessor started execute errupts from the devicement is used when much interrupt service roufrom any other device eroutines are usually wever, for certain device a priority structure: In a high-priority device interrupt service rought to a processor that executing the priority of the sexecuting the interrupt service.	ing the interrupt service routine for a ce. altiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O the is accepted while the attine of a low priority device. If the program that is currently the interpretation of a low priority device.	`				
Explain the following me i) Interrupt nesting. Interrupt Nesting Previously, before the prodevice, it disabled the int In general, same arranger to the processor. During the execution of a accept interrupt requests. Since the interrupt service generally acceptable. How devices are organized in a An interrupt request from processor is executing the A priority level is assigned changed under program of Priority level of a process being executed. When the processor starts	ethods of handling interior ii) Daisy chain method occessor started execut errupts from the devicement is used when much interrupt service routines are usually wever, for certain device a priority structure: In a high-priority device interrupt service routines are usually service in a high-priority device interrupt service routed to a processor that decontrol. It is executing the interrupt service to that of the devicement of the deviceme	ing the interrupt service routine for a ce. altiple devices can send interrupt requests utine of device, the processor does not e. short, the delay that this causes is ices this delay may not be acceptable. I/O ce is accepted while the tine of a low priority device. can be the program that is currently upt service routine of a e.	10(5) each				



- *Each device has a separate interrupt-request and interrupt-acknowledge line.
- •Each interrupt-request line is assigned a different priority level.
- •Interrupt requests received over these lines are sent to a priority arbitration circuit in the processor.
- If the interrupt request has a higher priority level than the priority of the processor, then the request is accepted.

ii)

Daisy chain scheme:



- *Devices are connected to form a daisy chain.
- Devices share the interrupt-request line, and interrupt-acknowledge line is connected to form a daisy chain.
- When devices raise an interrupt request, the interrupt-request line is activated.
- The processor in response activates interrupt-acknowledge.
- Received by device 1, if device 1 does not need service, it passes the signal to device
- Device that is electrically closest to the processor has the highest priority.

What is Bus arbitration? Explain centralized & distributed bus arbitration with neat diagram.

10(5 m each)

Processor and DMA controllers both need to initiate data transfers on the bus and access main memory.

The device that is allowed to initiate transfers on the bus at any given time is called the bus master.

When the current bus master relinquishes its status as the

bus master, another device can acquire this status.

The process by which the next device to become the bus master is selected and bus mastership is transferred to it is called bus arbitration.


2 Approaches of Bus arbitration

Centralized arbitration:

A single bus arbiter performs the arbitration.

Distributed arbitration:

All devices participate in the selection of the next bus master.



Bus arbiter may be the processor or a separate unit connected to the bus.

Normally, the processor is the bus master, unless it grants bus membership to one of the DMA controllers.

DMA controller requests the control of the bus by asserting the Bus Request (BR) line.

In response, the processor activates the Bus-Grant1 (BG1) line, indicating that the controller may use the

bus when it is free.

BG1 signal is connected to all DMA controllers in a daisy chain fashion.

BBSY signal is 0, it indicates that the bus is busy.

When BBSY becomes 1, the DMA controller which

asserted BR can acquire control of the bus.

All devices waiting to use the bus share the responsibility

of carrying out the arbitration process.

Arbitration process does not depend on a central arbiter and hence

distributed arbitration has higher reliability.

Each device is assigned a 4-bit ID number.

All the devices are connected using 5 lines, 4 arbitration

lines to transmit the ID, and one line for the Start-


Arbitration signal.

To request the bus a device:

Asserts the Start-Arbitration signal.

Places its 4-bit ID number on the arbitration lines.

The pattern that appears on the arbitration lines is the logical-OR of all the 4-bit device IDs placed on the arbitration lines.



Arbitration process:

Each device compares the pattern that appears on the arbitration lines to its own ID, starting with MSB.

If it detects a difference, it transmits 0s on the

arbitration lines for that and all lower bit positions.

The pattern that appears on the arbitration lines is the logical-OR of all the 4-bit device IDs placed on the arbitration lines.

Device A has the ID 5 and wants to request the bus:

- Transmits the pattern 0101 on the arbitration lines.

Device B has the ID 6 and wants to request the bus:

- Transmits the pattern 0110 on the arbitration lines.

Pattern that appears on the arbitration lines is the logical OR of the patterns:

- Pattern 0111 appears on the arbitration lines.

Arbitration process:

Each device compares the pattern that appears on the arbitration lines to its own ID, starting with MSB.

If it detects a difference, it transmits 0s on the arbitration lines for that and all lower bit positions.

Device A compares its ID 5 with a pattern 0101 to pattern 0111.

It detects a difference at bit position 0, as a result, it transmits a pattern 0100 on the arbitration lines.

The pattern that appears on the arbitration lines is the logical-OR of 0100 and 0110, which is 0110.


This pattern is the same as the device ID of B, and hence B has won the arbitration.

4a Illustrate a program that reads one line from the keyboard, stores it in memory buffer, and echoes it back to the display


	processor rep between the	peatedly chec	DATAIN,R1 #1,STATUS WAITD R1,DATAOUT R1,(R0)+ #\$0D,R1 WAITK #\$0A,DATAOUT PROCESS bove illustrates progreks a status flag to acceptance.	Initialize memory pointer Test SIN Wait for character to be entered Read character Test SOUT Wait for display to become ready Send character to display Store character and advance pointer Check if Carriage Return If not, get another character Otherwise, send Line Feed Call a subroutine to process the input line ram controlled I / O, in which the shieve the required synchronization device. We say that the processor polls the	
4b	devices Discuss with	neat diagram	n the general Q hit n	arallel interface circuit.	10(Diagra
	Slave-Ready R/W A31 Address decoder A2 RS1 A0 RS0		DATAIN PAO DATAOUT PB7 DATAOUT PB7 DATAOUT PB0 Handshak CB1 CB2	*Combined I/O interface circuit. *Address bits A2 through A31, that is 30 bits are used to select the overall interface. *Address bits A1 through A0, that is, 2 bits select one of the three registers, namely, DATAIN, DATAOUT, and the status register. *Status register contains the flags SIN and SOUT in bits 0 and 1. *Data lines PA0 through PA7 connect the input device to the DATAIN register. *DATAOUT register connects the data lines on the processor bus to lines PB0 through PB7 which connect to the output device. *Separate input and output data lines for connection to an I/O device.	m-4)
5a	Explain the i Cells	internal orgar	nization of a 16 Mega	abits DRAM chip configured as 2MX8	8(4- Diagram)
	L	1 DD	AM with neat diagra	m	8(3-

	Operation is directly synchronized	
	Refresh	
	•The outputs of the sense circuits are	
	connected to a latch.	
	•During a Read operation, the	
	Ra w Calismy Contents of the cells in a row are	
	Rew/Column loaded onto the latches.	
	•During a refresh operation, the	
	Column Column Column Read/Wate Contents of the cells are refreshed	
	tooder ; droube without changing the contents of	
	the latches. •Data held in the latches correspond	
	to the selected columns are transferred	
	The sustaint	
	RAS — Mode register CAS — Mode register Data output. Data output. For a burst mode of operation,	
	R/W distage control register successive columns are selected using	
	column address counter and clock.	
	CAS signal need not be generated	
	v externally. A new data is placed during	
	raising edge of the clock	
5c	Explain any 2 types of Read only memory (ROM).	4(2 M
		each)
	■ Read-Only Memory:	Cacii)
	 Data are written into a ROM when it is manufactured. 	
	Programmable Read-Only Memory (PROM):	
	 Allow the data to be loaded by a user. 	
	 Process of inserting the data is irreversible. 	
	 Storing information specific to a user in a ROM is expensive. 	
	 Providing programming capability to a user may be better. 	
	■ Erasable Programmable Read-Only Memory (EPROM):	
	Stored data to be erased and new data to be loaded.	
	 Flexibility, useful during the development phase of digital systems. 	
	 Erasable, reprogrammable ROM. 	
	 Erasure requires exposing the ROM to UV light. 	
6a	Describe the different mapping functions in cache.	12(4 M
	■ Cache memory is an architectural arrangement which makes the main memory appear	each)
		cucii)
	faster to the processor than it really is.	
	■ Cache memory is based on the property of computer programs known as <u>"locality of</u>	
	reference".	
	■ Three mapping functions:	

	■ Direct mapping	
	 Direct mapping Associative mapping 	
	 Associative mapping 	
	 Associative mapping Set-associative mapping. 	
	 Associative mapping 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: - Low order 4 bits determine one of the 16 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: Low order 4 bits determine one of the 16 words in a block. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: Low order 4 bits determine one of the 16 words in a block. When a new block is brought into the cache, 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: Low order 4 bits determine one of the 16 words in a block. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: Low order 4 bits determine one of the 16 words in a block. When a new block is brought into the cache, the the next 7 bits determine which cache 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: Low order 4 bits determine one of the 16 words in a block. When a new block is brought into the cache, the the next 7 bits determine which cache block this new block is placed in. 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: Low order 4 bits determine one of the 16 words in a block. When a new block is brought into the cache, the the next 7 bits determine which cache block this new block is placed in. High order 5 bits determine which of the possible 	
	 Associative mapping Set-associative mapping. Block j of the main memory maps to j modulo 128 of the cache. 0 maps to 0, 129 maps to 1. More than one memory block is mapped onto the same position in the cache. May lead to contention for cache blocks even if the cache is not full. Resolve the contention by allowing new block to replace the old block, leading to a trivial replacement algorithm. Memory address is divided into three fields: Low order 4 bits determine one of the 16 words in a block. When a new block is brought into the cache, the the next 7 bits determine which cache block this new block is placed in. 	




- •Main memory block can be placed into any cache position.
- •Memory address is divided into two fields:
 - Low order 4 bits identify the word within a block.
 - High order 12 bits or tag bits identify a memory block when it is resident in the cache.
- •Flexible, and uses cache space efficiently.
- •Replacement algorithms can be used to replace an existing block in the cache when the cache is full.
- •Cost is higher than direct-mapped cache because of the need to search all 128 patterns to determine whether a given block is in the cache.



8Diagram-


6b

Draw for lK x 1memory chip with neat figure.



operation

Diagram)



The diagram of a carry look ahead adder is as shown above,

In ripple carry addes, the carry propagation time is the major speed limiting factor. Most other as thrustic operations like multiplication and division are implemented using several add/subtact steps, Thus, improving the speed of addition will improve the speed of all other arithmetic operations.

Carry bookahead adder improves the speed by reducing carry propagation aday. It calculates the carry signed in advance; based on input signed instead of waiting for them to ripple through the adds.

where

-> Generate function

Consider the design of 4-bit adder.

C1 = Gno + PoCo


C2 = Gn1 + P1 Gn0 + P1 PoCo

C3 = Gn2 + P2 Gn+ P2 P1 Gn0 + P2 P1 PoCo

C4 = Gn3 + P2 Gn2 + P3 P2 Gn1 + P3 P2 P1 Gn0 + P3 P2 P1 PoCo

Each carry signal is expressed as a direct Sum of Product

(S0P) of Co rather than its preceding carry signal.



7b Illustrate the hardware arrangement of sequential Multiplication

10 M(Diagra m-5M)

Multiplication is performed as a series of (n) conditional addition and shift operation such that if the given bit of the multiplier is 0 then only a shift operation is performed, while if the given bit of the multiplier is 1 then addition of the partial products and a shift operation are performed.


The combinational array multiplier uses a large number of logic gates for multiplying numbers. Multiplication of two n-bit numbers can also be performed in a sequential circuit that uses a single n bit adder.

The block diagram in Figure shows the hardware arrangement for sequential multiplication. This circuit performs multiplication by using single n-bit adder n times to implement the spatial addition performed by the n rows of ripple-carry adders in Figure. Registers A and Q are shift registers, concatenated as shown. Together, they hold partial product PPi while multiplier bit qi generates the signal Add/Noadd. This signal causes the multiplexer MUX to select 0 when qi = 0, or to select the multiplicand M when qi = 1, to be added to PPi to generate PP(i + 1). The product is computed in n cycles. The partial product

grows in length by one bit per cycle from the initial vector, PP0, of n 0s in register A. The carryout from the adder is stored in flipflop C, shown at the left end of the register C.


Algorithm:

(1) The multiplier and multiplicand are loaded into two registers Q and M. Third



Explanation	
Module 5	
With a suitable example .Explain the concept of pipeline processing Performance of a computer can be increased by increasing the performance of the CPU.	10((Examp le-4)
This can be done by executing more than one task at a time. This procedure is referred	
to as pipelining. The concept of pipelining is to allow the processing of a new task even though the processing of previous task has not ended.	
Pipelining is a technique of decomposing a sequential process into suboperations, with	
each subprocess being executed in a special dedicated segment that operates concurrently with all other segments. A pipeline can be visualized as a collection of	
processing segments through which binary information flows. Each segment performs partial processing dictated by the way the task is partitioned. The result obtained from	
the computation in each segment is transferred to the next segment in the pipeline. The	
final result is obtained after the data have passed through all segments. Consider the following operation:	
Result=(A+B)*C	
First the A and B values are Fetched which is nothing but a "Fetch Operation". The result of the Fetch operations is given as input to the Addition operation, which is	
an Arithmetic operation. The result of the Arithmetic operation is again given to the Data operand C which is	
fetched from the memory and using another arithmetic operation which is Multiplication in this scenario is executed. Finally the Result is again stored in the	
"Result" variable. In this process we are using up-to 5 pipelines which are Fetch Operation (A)	
Fetch Operation(B)	
Addition of (A & B), Fetch Operation(C)	

Multiplication of ((A+B), C) Load ((A+B)*C)



Now consider the case where a k-segment pipeline with a clock cycle time t, is used to execute n tasks. The first task T1 requires a time equal to k t, to complete its operation since there are k segments in the pipe.

The remaining n - 1 tasks emerge from the pipe at the rate of one task per clock cycle and they will be completed after a time equal to (n - 1)t, . Therefore, to complete n tasks using a k-segment pipeline requires k + (n - 1) clock cycles.

For example, the diagram of Fig. shows four segments and six tasks. The time required to complete all the operations is 4 + (6 - 1) = 9 clock cycles, as indicated in the diagram.

TABLE 9-1 Content of Registers in Pipeline Example

Clock Pulse	Segn	nent 1	Segmen	nt 2	Segment 3	
Number	R1	R2	R3	R4	R5	
1	<i>A</i> ₁	<i>B</i> ₁		128	_	
2	A ₂	B_2	$A_1 * B_1$	C_1	a a	
3	A_3	B_3	$A_2 * B_2$	C_2	$A_1*B_1+C_1$	
4	A_4	B_4	$A_3 * B_3$	C ₃	$A_2*B_2+C_2$	
5	As	B ₅	A4 * B4	C4	$A_3*B_3+C_3$	
6	A_6	B_6	$A_5 * B_5$	Cs	$A_4*B_4+C_4$	
7	A7	B_7	A6 * B6	Co	$A_5*B_5+C_5$	
8	_	_	$A_7 * B_7$	C7	$A_6 * B_6 + C_6$	
9	_	_	_	-	$A_7*B_7+C_7$	

9b Draw and Explain the pipeline for floating point addition and subtraction

Arithmetic Pipelines are commonly used in various high-performance computers. They are used in order to implement floating-point operations, fixed-point multiplication, and other similar kinds of calculations that come up in scientific situations.

Let's look at an example to better understand the ideas of an arithmetic pipeline. We perform addition and subtraction of floating points on a unit of the pipeline here.

The inputs in the floating-point adder pipeline refer to two different normalized floating-point binary numbers. These are defined as follows:

$$A = X * 2^x = 0.9504 * 10^3$$


10(Diagra m-3+example -4)

$$B = Y * 2^y = 0.8200 * 10^2$$

Where x and y refer to the exponents and X and Y refer to two fractions representing the mantissa.

The floating-point addition and subtraction process is broken into four pieces. The matching sub-operation to be executed in the specified pipeline is contained in each segment. The four segments depict the following sub-operations:

- 1. Comparing the exponents using subtraction
- 2. Aligning the mantissa
- 3. Adding or subtracting the mantissa
- 4. Normalizing the result



1. Comparing Exponents by Subtraction


The difference between the exponents is calculated by subtracting them. The result's

	exponent is chosen to be the larger exponent.	
	The exponent difference, $3 - 2 = 1$, defines the total number of times the mantissa associated with the lesser exponent should be shifted to the right.	
	2. Aligning the Mantissa	
	As per the difference of exponents calculated in segment one, the mantissa corresponding with the smaller exponent would be moved.	
	$A = 0.9504 * 10^3$	
	$B = 0.08200 * 10^3$	
	3. Adding the Mantissa	
	Both the mantissa would be added in the third segment.	
	$C = A + B = 1.0324 * 10^3$	
	4. Normalizing the Result	
	After the process of normalization, the result would be written as follows:	
	$C = 0.1324 * 10^4$	
10a	With the help of a timing diagram explain 4 segment instruction pipeline Pipeline processing can happen not only in the data stream but also in the instruction	10((Diagra m-4)
	stream. To perform tasks such as fetching, decoding and execution of instructions, most	
	digital computers with complicated instructions would require an instruction pipeline.	
	In general, each and every instruction must be processed by the computer in the following order:	
	1. Fetching the instruction from memory	
	2. Decoding the obtained instruction	
	3. Calculating the effective address	
	4. Fetching the operands from the given memory	
	5. Execution of the instruction	
	5. Execution of the monderon	1
	6. Storing the result in a proper place	

amounts of time to process the incoming data. Furthermore, there are occasions when multiple segments request memory access at the very same time, requiring one segment to wait unless and until the memory access of another is completed.

If the instruction cycle is separated into equal-length segments, the organisation of an instruction pipeline will become much more efficient. A four-segment type of instruction pipeline refers to one of the most common instances of this style of organisation.

A four-segment instruction pipeline unifies two or more distinct segments into a single unit. For example, the decoding of the instruction and the calculation of the effective address can be merged into a single segment.



A four-segment instruction pipeline is illustrated in the block diagram given above. The instructional cycle is divided into four parts:

Segment 1

The implementation of the instruction fetch segment can be done using the FIFO or first-in, first-out buffer.

Segment 2

In the second segment, the memory instruction is decoded, and the effective address is

then determined in a separate arithmetic circuit.

Segment 3

In the third segment, some operands would be fetched from memory.


Segment 4

The instructions would finally be executed in the very last segment of a pipeline organisation.

Step:		1	2	3	4	5	6	7	8	9	10	11	12	13
Instruction:	1	FI	DA	FO	EX									
	2		FI	DA	FO	EX								
(Branch)	3			FI	DA	FO	EX							
	4				FI	1	-	FI	DA	FO	EX			
	5					-	1-1	-	FI	DA	FO	EX		
	6									FI	DA	FO	EX	
	7										FI	DA	FO	EX

10b Explain the organization of SIMD array processor with appropriate diagram?

SIMD ('Single Instruction and Multiple Data Stream') processors is a computers with several processing units which operate in parallel. These processing units perform the same operation in synchronizing under the supervision of the common control unit (CCU). The SIMD processor includes a set of identical PEs (processing elements) where each PES has a local memory.



This processor includes a master control unit and main memory. The master control unit in the processor controls the operation of the processing elements. And also, decodes the instruction & determines how the instruction is executed. So, if the instruction is program control or scalar then it is executed directly in the master control unit. Main

10(Diagra m-4) memory is mainly used to store the program while every processing unit uses operands that are stored in its local memory.

Advantages

The advantages of an array processor include the following.

- Array processors improve the whole instruction processing speed.
- These processors run asynchronously from the host CPU the overall capacity of the system is improved.
 - These processors include their own local memory that provides extra memory to systems. So this is an important consideration for the systems through a limited address space or physical memory.
- These processors simply perform computations on a huge array of data.
- These are extremely powerful tools that help in handling troubles with a high amount of parallelism.
- This processor includes a number of ALUs that permits all the array elements to be processed simultaneously.
- Generally, the I/O devices of this processor-array system are very efficient in supplying the required data to the memory directly.
- The main advantage of using this processor with a range of sensors is a slighter footprint.