Note: Answer any FIVE full questions, choosing ONE full question from each module. 1 2 a.

hird Semester B.E. Degree Examination, Jan./Feb. 2023 **Analog and Digital Electronics**

Max. Marks: 100

Module-1

- Derive an expression for collector current and collector emitter voltage of voltage divider (08 Marks) bias circuit (accurate analysis).
 - Explain relaxation oscillator.

Sketch and explain the working of Peak detector.

(06 Marks)

21CS33

(06 Marks)


Explain R-2R ladder type DAC with a neat diagram.

(06 Marks)

(06 Marks)

List the advantages of active filters over passive filters.

For the circuit shown in Fig. Q2 (c) below find the value of R1 and R2 if supply voltages are +12 and -12 V. Assume hysteresis with -6 V.



(08 Marks)

Module-2

Find all the prime implicates of the function, 3 $f(a, b, c, d) = \Pi(0,2,3,4,5,12,13) + \Pi d(8,10)$ using the Quine-McCluskey method.

(10 Marks)

- Plot the Karnaugh maps and find all the minimal sums and minimal products of the following Boolean functions.
 - (i) $f(a,b,c) = \sum (2,4,5,6,7)$

(i) $f(a,b,c) = \Pi(1,4,5,6)$

(10 Marks)

With an example, explain Petrik's method. a.

(06 Marks)

For the given Boolean function, determine a minimal sum and a minimal product using MEV techniques using a, b and c as the map variables.

 $f = \sum (3,4,5,7,8,11,12,13,15)$

(08 Marks)

Explain Entered variable map method.

(06 Marks)

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpracture. Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages

		Module-3	(06 Marks)
5	a.	Explain the importance of three state carrer.	(06 Marks)
	b.	With a neat diagram, explain 3 to 8 line decoder. What is a multiplexer? Write the logic diagram for 8:1 multiplexer using 4 input	
	c.	OR gates.	(08 Marks)
		OR .	(00 7/4 1)
6	a.	Discuss different types of heart as in contract the	(08 Marks) (06 Marks)
	b.	Distinguish oct woon combinational and sequences	(06 Marks)
	c.	WIRE a note on FLA and FAL.	
		Module-4	
7	a.	Explain the working of JK master slave flip-flop with a sketch, truth table and symi	bol.
	1	What is D flip flop? Illustrate the operation of the clear and preset inputs in D-flip	(06 Marks)
	b.	timing diagram.	(08 Marks)
	c.	What is VHDL? Show how to model the 4 to 1 multiplexer using a VHDL co	
		assignment statement.	(06 Marks)
	a		
		OR	(08 Marks)
8	a. b.	What is T-flip-flop? Show how to convert D-flip flop into T-flip-flop. What are the three different models for writing a module body in VHDL? Give ex	
	υ.	any one model.	(06 Marks)
	c.		(06 Marks)
		Module-5	(10 Marks)
9	a. b.	With a float diagram, or principle	(10 Marks)
	U.	Define counter. Design mod 5 counter asing 12 mp.	
	(8)	OR	
10	a.	With more diagrams, or plant . or of the control of	(08 Marks)
	b.	Wichtion the Application of Same 1-Bissers.	(05 Marks) (07 Marks)
	C.	Explain the working of a 3 bit shift register.	(07 Marks)
	10.	****	
	<i>a</i> 4		
	Santile,		
		CMRIT LIBRARY	
		BANGALORE - 560 037	
		, DATIONEDIE - 300 037	
		2 of 2	
	1		
	8		

USN					



CO

CO1

6

L3

MARKS

RBT


TITT	Solution	Manala	2022
V 1 1 1	Sommon	— IVI arch	707

	VIE BOIGHON THAT HOUSE										
Sub:	Analog and Di	gital Electroni	ics			Sub Code:	21CS33	Branch:	ISE		
Date:		Duration:	3 Hrs	Max Marks: 1	.00	Sem/Sec:	III / A, B and	C		OBE	

a. Derive an expression for collector current and emitter current of a voltage divider bias circuit.

Answer any FIVE FULL Questions

Solution:





$$V_{T} = \frac{VccR_{2}}{R_{1}+R_{2}}, R_{T} = \frac{R_{1}R_{2}}{R_{1}+R_{2}}$$

b. Explain relaxation oscillator


Solution:

Simple Square-Wave Relaxation Oscillator






Oscillator generally refers to the circuit which produces periodic and repetitive output like a sine wave or square wave. An oscillator can be a mechanical or electronic construction that produces oscillation depending on a few variables.



b. List the advantage of active filter over passive filter	6	CO1	L2
Solution:			
Advantage of active filters. 1. gain 4 freq. adjustment flexibility 2. No Loading problem 3. cost 1. Siz1 & weight			
c. For the circuit shown in fig find the value of R1 and R2 if supply voltages are 12 and -12V	06		
Solution: $V_H = \frac{R_2 V_{\text{sat}}}{R_1 + R_2} - \frac{R_1 V_{\text{sat}}}{R_1 + R_2}$			
$V_{H} = \frac{R_{2}}{R_{1}+R_{2}} \left(v_{sat}^{\dagger} - v_{sat} \right)$			
$\frac{VH}{V_{sat} - V_{sat}} = \frac{R_2}{R_1 + R_2} = \frac{6}{12 - (-12)} = 0.25$			
$=) R_{2} = 0.25R_{1} + 0.25R_{2}$ $= 0.75R_{2} = 0.25R_{1}$			
$\frac{R_2}{R_1} = \frac{0.25}{0.75}$			
Assume Rz 210Kr, R, = 30Kr			


3	a. Find all the prime implicants for the function	10	CO3	L2
	$F(a,b,c,d) = \Pi(0,2,3,4,512,13) + \Pi d(8,10).$			
	Solution:			
	J(2,6,c,d)=T(0,2,3,4,5,8,10,12,13)			
	7 (a, b, c, d) = Mo.M2.M3.M4.M5.M8.M10.M12.M13 = H0 + M5 + H6 + M7 + M8 + M1+M13+H			
	= mo + m2+ m3+ m4 + m5 + mp+ m10+ m12+			
	$g(a,b,c,d) = \leq (0.2,3,4.5,8.10,12.13)$			
	o abed			
	2 22 00 10			
	55 ad 0011 2			
	3 abcd 0100			
	5 abed 0101			
	0000 2			
	T 7 (010			
	157 1100			
	12 abed 1101 3			

```
0
  2
                      index 1
  4
  8
  3
   5
  10
   12
   13
0,2
0,4
        0
                0
            0
018
2,3
2,10
415
4,12
8,10
 8,12
 5,13
12,13
(0,2) (8,10)
(0,4) (P112)
(4,5) (12,13)
              なからもで
 ā5c
               6+0
  5 a
               c+d
  ca
   60
               5+c
```



1	b. Apply MEV method to find the essential prime implicants for the Boolean expression $f(a,b,c,d) = \sum m(3,4,5,7,11,12,13,15)$	8	CO1	L2
	$f = \Xi(3,4,5,7,8,11,12,13,15)$			
6-100 N. Jan	MINTERM abcd & MEV map entry			
	1 2 0 0 1 0 0 d			
	2 4 0 1 0 0 1 1			
	4 8 1 0 0 0 1 7			
	5 10 10 10 0			
	13 1 1 0 1 1 1 7 14 1 1 1 0 0 d			
12	60 01 11 10 0 0 0 d d d 1 2			
C	e. Explain entered variable method	8		
	Rules for entering values in MEV Kernaugh map explanation			
5 a Solut	a. Explain importance of three state buffer.	6	CO4	L2

Importance of three State buffer - * 3 State buffers are used to select one of the sources from different sources * If 2 mos. of 3 state buffer is connected * to getter., if one of the buffer is disabled, the combined of F is the same as the other buffer of p. * A ——————————————————————————————————			
b. Explain with a neat diagram 3 to 8 line decoder. Solution: 3 to 8 Line decoder 3 to 8 Line decoder 3 to 8 Line decoder 41 = a b c 40 41 42 43 44 45 46 47 000 000 000 000 42 = a b c 000 000 000 43 = a b c 000 000 000 44 = a b c 000 000 000 45 = a b c 100 000 000 47 = a b c 100 000 000 110 000 000 000 111 000 000 000	6	CO4	L
c. What is multiplxer.write the logic diagram for 8:1 multiplexer using 4 input nand gate and or gates Solution:	8		



	T				1	
	S.NO	PLA	PAL			
	1.	PLA stands for Programmable Logic Array.				
	2.					
	3. The complexity of PLA is While PAL's complexity is less. high.					
	4.	The cost of PLA is also high.	While the cost of PAL is low.			
	5.	Programmable Logic Array is less available.	While Programmable Array Logic is more available than Programmable Logic Array.			
	c.	Distinguish between seque	ential and combinational	7		
	A	So 3:8 44 decoder 45 46 47	F ₁			
7	a. Soluti The	Give example for any one non:	nt models for writing a module body in VHDL? nodel is based on the type of concurrent statements used:	6	CO2	L2
			only concurrent signal assignment statements.			
		 A <u>behavioral</u> architecture use A <u>structural</u> architecture uses 	only component instantiation statements.			
L	1					1

```
library ieee;
               use ieee.std logic 1164.all;
               entity half adder is
                 port (a, b: in std logic;
                  sum, carry out: out std logic);
                 end half adder;
               architecture dataflow of half adder is
                 begin
                 sum <= a xor b;
                 carry_out <= a and b;
               end dataflow;
                                                                            CO4
                                                                       8
  b. Derive characteristics equations for JK,T,D and SR flip flop
Solution:
SR Flip-Flop:
                                            D Flip-Flop:
                к Мар
JK Flip-Flop:
                                             T Flip-Flop:
   KQ
        00
             01
                                                       1
                                                1
 The characteristic equations for the latches and flip-flops discussed so far are:
                 Q^+ = S + R'Q (SR = 0)
                                           (S-R latch or flip-flop)
                 Q^+ = GD + G'Q
                                           (gated D latch)
                 Q^+ = D
                                           (D flip-flop)
                 Q^+ = D \cdot CE + Q \cdot CE'
                                          (D-CE flip-flop)
                 Q^+ = JQ' + K'Q
                                           (J-K flip-flop)
                 Q^+ = T \oplus Q = TQ' + T'Q (T flip-flop)
  c. Give VHDL code for 4:1 multiplexer using conditional assign statement.
Solution:
   library IEEE; use IEEE.STD_LOGIC_1164.all;
                                                                       6
   entity mux4 is
    port(d0, d1,
    d2, d3: in STD_LOGIC_VECTOR(3 downto 0);
    s: in STD_LOGIC_VECTOR(1 downto 0);
    y: out STD_LOGIC_VECTOR(3 downto 0));
   end;
   architecture synth1 of mux4 is
   begin
    y <= d0 when s = &quot;00&quot; else
    d1 when s = "01" else
    d2 when s = "10" else
    d3;
   end;
```

With a neat diagram explain VHDL Program 6 CO₅ L2 **Solution:** library ieee; use ieee.std_logic_1164.all; entity half_adder is -- Entity declaration port (a, b: in std_logic; sum, carry_out: out std_logic); end half_adder; architecture structure of half_adder is -- Architecture bo component xor_gate -- xor component decla port (i1, i2: in std_logic; o1: out std_logic); end component; component and gate -- and component decl: port (i1, i2: in std_logic; o1: out std logic); end component; begin u1: xor_gate port map (i1 => a, i2 => b, o1 => sum); u2: and gate port map (i1 => a, i2 => b, o1 => carry out); -- We can also use Positional Association -- => u1: xor_gate port map (a, b, sum); => u2: and_gate port map (a, b, carry_out); end structure; 8 CO5 L2 b. Derive the excitation table for JK flip flop and SR flip flop. How SR flip flop is converted to T flip flop. **Solutions:** Present Next state state S R Q_n Qn+1 Q_n $\boldsymbol{Q_{n+1}}$ S R 0 0 0 0 0 0 1 1 0 0 X 0 0 0 1 0 1 1 0 0 1 1 0 0 0 1 1 0 1 1 X 0 0 1 1 1 Excitation table of SR flip flop Invalid states 1 1


J	K	Present state Q _n	Next state Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Q _n	Q _{n+1}	J	K	
0	0	0	x	
0	1	1	X	
1	0	X	1	
1	1	X	0	

Excitation table of JKflip flop

Truth table of JKflip flop

c. Explain how to convert D flip flop to T flip flop Solution:



In SR flip flop, both the inputs 'S' and 'R' are replaced by two inputs J and K. It means the J and K input equates to S and R, respectively.


The two 2-input AND gates are replaced by two 3-input NAND gates. The third input of each gate is connected to the outputs at Q and Q'. The cross-coupling of the SR flip-flop permits the previous invalid condition of (S = "1", R = "1") to be used to produce the "toggle action" as the two inputs are now interlocked.


If the circuit is "set", the J input is interrupted from the "0" position of Q' through the lower NAND gate. If the circuit is "RESET", K input is interrupted from 0 positions of Q through the upper NAND gate. Since Q and Q' are always different, we can use them to control the input. When both inputs 'J' and 'K' are set to 1, the JK toggles the flip flop as per the given truth table.

Truth Table:

Same	Clock	In	Input		tput	Description
as for	Clk	J	К	Q	Q'	
SR	Х	0	0	1	0	Memory
Latch	Х	0	0	0	1	no change
		0	1	1	0	Reset Q>>0
	Х	0	1	0	1	
		1	0	0	1	Set Q>>1
	Х	1	0	1	0	
Toggle		1	1	0	1	Toggle
action		1	1	1	0	

6






Column								_					_		1	
1	Q_n			Q_{n+1}				J			K					
1	0			0				0			×					
Now, we can derive excitation table for counter using above table as follows: 2) Excitation table for counter Present state Next state Q2 Q3 Q4 Q6-1 Q8-1 Q8-1 J6 K6 J8 K8 J3 K6 0 0 0 1 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0	0			1				1			×					
2) Excitation table for counter Present state Next state	1			0				×			1					
2) Excitation table for counter Present state Next state	Now w	e can do	rive evcita	tion tabl	e for cou	nterusin	g above t	able as	follows							
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					e ioi cou	nter usin	g above t	avie as	ionows:							
Q					-4-4-				Dia 6	T						
O						0	T.					K	_			
O																
0			_	-					_							Ī
1									1			_				
1	7.50	_		_						1		1				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		_	_						0	×	0		_			
1		_											-			
Supplication for J_C QCQ 00 01 11 10 0 $\times \times \times$		_	_										-			Ī
Find S_{tot} and S_{tot}	00/01/10/0	1	1	×	X	×	×	×	×	×	×	×	_			
consideration with the working of three bit shift register. $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Step 4															
$K_{c} = 1$ K_{c	K-map simpli	ification					_									
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									00		01	11	10			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	rul JC						20		×	+	×	T	0			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		Q _B Q _A	00 0	1	11	10	_	1	×			×	×			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			(CA) (CA)	(70° c)	17.				^		^		^			
$I_c = Q_B Q_A$ For K_C $Q_C Q_A$ $Q_C Q_C Q_C Q_A$ $Q_C Q_C Q_C Q_C Q_C$ $Q_C Q_C Q_C$ $Q_C Q_C Q_C$ $Q_C Q_C Q_C$ $Q_C Q_C$			0 0		1	0										
$I_c = Q_BQ_A$ for K_C								Q _B Q _A	00		01	11	10			
For K_C QQQA 00 01 11 10 $X_A = Q_C$ For K_A $X_C = 1$ Step 5 Logic Diagram C. Explain the working of three bit shift register.	1 00		X		X	X										
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$J_c = Q_B Q_A$	1						0	1		×	×	1			
$K_{C} = 1$ Step 5 Logic Diagram $K_{A} = 1$ Step 5 Logic Diagram $K_{A} = 1$	For K_C							1	0		×	×	×			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		0.0.	00 0	1	11	10						- '				
$K_{C}=1$ Step 5 Logic Diagram $K_{A}=1$ Step 5 Logic Diagram $K_{A}=1$ $K_$		- 1	00		1.1	10		20			01	11	10			Ī
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$									00		01	11	10			
Step 5 Logic Diagram CP QA (LSB) QB Qutput C. Explain the working of three bit shift register. $K_A = 1$		U			X				×		1	1	×			
Step 5 Logic Diagram $ \begin{array}{cccccccccccccccccccccccccccccccccc$		1	1 ×		X	X		1	×		×	×	×			
Step 5 Logic Diagram $ \begin{array}{cccccccccccccccccccccccccccccccccc$	$K_C = 1$						$K_A = 1$									
C. Explain the working of three bit shift register. Q_a Q_a Q_b Q_c		Logic Di	agram				A I									
CP Qa(LSB) QB Qc(MSB) Output C. Explain the working of three bit shift register.	step 5	Logic Di	agram													
CP Qa(LSB) QB Qc(MSB) Output C. Explain the working of three bit shift register.																
CP Qa(LSB) Qa(LSB) Qb Qc(MSB) Qc(MSB) C. Explain the working of three bit shift register.																
CP Qa (LSB) QB Qc(MSB) Output C. Explain the working of three bit shift register.																
CP Qa(LSB) Qa(LSB) Qb Qc(MSB) Qc(MSB) C. Explain the working of three bit shift register.								H	7							
CP Qa (LSB) QB Qc(MSB) Output C. Explain the working of three bit shift register.					¬. l											
CP QA (LSB) QB QC(MSB) Output C. Explain the working of three bit shift register.		_	JA	QA		JB	Qa		7,	C	Qc	\neg \Box				
CP QA (LSB) QB QC(MSB) Output C. Explain the working of three bit shift register.			κ.	\overline{O}		- K-	\overline{O}_{-}			C-	\overline{O}	\perp				
C. Explain the working of three bit shift register.				× _A	_ _	1.8	₽B				×c					
C. Explain the working of three bit shift register.		L.	igh									- [
C. Explain the working of three bit shift register.		1	-SII						High	h						
c. Explain the working of three bit shift register.	CP				-	- n		-				Qc(MSE	5)			
c. Explain the working of three bit shift register.					QA (L	SB)		QB				1				
c. Explain the working of three bit shift register.								-								
er zapama une wermang er unive ere same registere							(Output								
e. Zing min the working of three of small register.		T7 1	lain di	1-1	£ /1	1. '	ala: C							6		
Solution:			iain the	workir	ig of th	iree bit	snitt re	egistei	г.					0		
	Solutio	on:														
														<u> </u>		<u> </u>

Parallel Adder with Accumulator:

In computer circuits, it is frequently desirable to store one number in a register of flip-flops (called an accumulator) and add a second number to it, leaving the result stored in the accumulator.

One way to build a parallel adder with an accumulator is to add a register to the adder as shown in the following Figure.



Suppose that the number $X = x_n \dots x_2 x_I$ is stored in the accumulator. Then, the number $Y = y_n \dots y_2 y_I$ is applied to the full adder inputs, and after the carry has propagated through the adders, the sum of X and Y appears at the adder outputs. An add signal (Ad) is used to load the adder outputs into the accumulator flip-flops on the rising clock edge. If $s_i = I$, the next state of flip-flop x_i will be 1. If $s_i = 0$, the next state of flip-flop x_i will be 0. Thus, $x_i^+ = s_i$, and if Ad = I, the number X in the accumulator is replaced with the sum of X and Y, following the rising edge of the clock.

Observe that the adder with accumulator is an iterative structure that consists of a number of identical cells. Each cell contains a full adder and an associated accumulator flip-flop. Cell i, which has inputs c_i and y_i and outputs $c_i = I$ and x_i , is referred to as a typical cell.

Before addition can take place, the accumulator must be loaded with X. This can be accomplished in several ways. The easiest way is to first clear the accumulator using the asynchronous clear inputs on the flip-flops, and then put the X data on the Y inputs to the adder and add to the accumulator in the normal way. Alternatively, we could add multiplexers at the accumulator inputs so that we could select either the Y input data or the adder output to load into the accumulator. This would eliminate the extra step of clearing the accumulator but would add to the hardware complexity.