U	SN				CEEE STAN ACCREDITE	TE OF TECHNOLOG	ARIT Y, BENGALURU. DE BY NAAC
		Internal Assessment Test 1–	July 2023				
Sub	<b>)</b> :	Microcontroller and Embedded Systems	Sub Code:	21CS43	Branch	ISE	
Da	te:	06/07/2023 Duration: 90 min's Max Marks: 50	Sem/Sec:	IV / A, B	and C	OF	BE
		Answer any FIVE FULL Questions			MARKS	CO	RBT
1		Differentiate between i) RISC and CISC Processors ii) Microprocessor.	Microcontroll	er and	10	CO1	L2
2	Explain the architecture of a typical embedded device based on ARM core with a neat diagram.				10	CO1	L2
3	a	Discuss the following with diagram. i) Von Neuman architecture with cache ii) Harvard architecture with TCM.			6	CO1	L2
	b	Discuss the ARM design philosophy				CO1	L2
4		With example, explain the following ARM instructions i) MOV ii) LDR iii) ADD iv) BNE v) STR			10	CO2	L2
5	a Develop an ALP to find factorial of a given number.				5	CO2	L3
	b	Explain the AMBA Bus architecture in detail.			5	CO2	L2
6	a	Explain the barrel shifter operation in ARM processor, with a neat diagram.		5	CO1	L2	
	b	Develop a program for multiplying two 16 nit numbers.			5	CO2	L3


Faculty Signature CCI Signature

HOD Signature

US	SN		* can institute of technology, installur accretated with a signal with a			
		Internal Assessment Test 1– July 2023				
Sub	<b>)</b> :	Microcontroller and Embedded Systems Sub Code: 21CS43	Branch	ISE		
Da	te:	06/07/2023 Duration: 90 min's Max Marks: 50 Sem/Sec: IV / A, B	and C	OF	E RBT L2 L2	
		Answer any FIVE FULL Questions	MARKS	CO	RBT	
1		Differentiate between i) RISC and CISC Processors ii) Microcontroller and	10	CO1	L2	
	1	microprocessor.				
2		Explain the architecture of a typical embedded device based on ARM core with a	10	CO1	L2	
	]	neat diagram.				
3	a	Discuss the following with diagram. i) Von Neuman architecture with cache ii)	6	CO1	L2	
	]	Harvard architecture with TCM.				
	b	Discuss the ARM design philosophy	4	CO1	L2	
4		With example, explain the following ARM instructions i) MOV ii) LDR iii)	10	CO2	L2	
		ADD iv) BNE v) STR				
5	a	Develop an ALP to find factorial of a given number.	5	CO2	L3	
	b	Explain the AMBA Bus architecture in detail.	5	CO2	L2	
6	a	Explain the barrel shifter operation in ARM processor, with a neat diagram.	5	CO1	L2	
	b	Develop a program for multiplying two 16 nit numbers.	5	CO2	L3	

Faculty Signature CCI Signature HOD Signature

USN					CELEBRONA CELEBRA CELE	TE OF TECHNOLOG	ARIT
	Internal Asses	ssment Test 1–	July 2023				
ub:	Microcontroller and Embedded Systems		Sub Code:	21CS43	Branch	ISE	
ate:	06/07/2023 Duration: 90 min's Max	Marks: 50	Sem/Sec:	IV / A, B	and C	OF	BE
	Answer any FIVE FULI	L Questions	1	•	MARKS	CO	RB'
	Differentiate between i) RISC and CISC microprocessor.  Scheme: - (i) Difference between RISC & Ci (ii) Difference between Microcon Solution: - (i) Any 5 differences	ISC Processor –	- 5 Marks		10	CO1	L
	RISC		CISC				
	It is a Reduced Instruction Set Computer.	It is a Complex In	struction Set Com	puter.			
	It emphasizes on software to optimize the instruction set.	It emphasizes instruction set.	on hardware t	o optimize			
	It is a hard wired unit of programming in the RISC Processor.	Microprogrammi	ng unit in CISC Pro	ocessor.			
	It requires multiple register sets to store the instruction.	It requires a sinstruction.	single register s	et to store			
	RISC has simple decoding of instruction.	CISC has complex	decoding of instr	ruction.			
	Uses of the pipeline are simple in RISC.	Uses of the pipeli	ine are difficult in	CISC.			
	It uses a limited number of instruction that requires less time to execute the instructions.	_	umber of instruction	-			
	It uses LOAD and STORE that are independent instructions in the register-to-register a program's interaction.		STORE instruction of a program				
	RISC has more transistors on memory registers.	CISC has transisto	ors to store compl	ex instructions			
	The execution time of RISC is very short.	The execution tin	ne of CISC is longe	er.			
	RISC architecture can be used with high-end applications like telecommunication, image processing, video processing, etc.		re can be use home automatior				
	It has fixed format instruction.	It has variable for	rmat instruction.				
	The program written for RISC architecture needs to take more space in memory.	Program written less space in men	for CISC architect nory.	cure tends to t			
	Example of RISC: ARM, PA-RISC, Power Architecture, Alpha, AVR, ARC and the SPARC.	Examples of CIS System/360, AMI	SC: VAX, Motoro				



CISC vs. RISC. CISC emphasizes hardware complexity. RISC emphasizes compiler complexity

## Solution: - (ii) Any 5 differences

Sl. No	Microprocessor	Microcontroller
1.	We need to connect peripherals externally. So it makes circuit bulky.	The presence of peripherals such as RAM, ROM, Inpoutput, and Timers are In-built. So It is available on single chip.
2.	It increases the overall cost of the system high.	The overall cost of the system is less.
3.	We can connect external memory in ranges of Mbytes and even Gbytes. But speed is less.	The inbuilt finite memory helps to improve the spee of operations.
4.	You can't use it in a compact system.	You can use it in compact systems.
5.	Due to external components, the total power consumption is high. Therefore, it is not ideal for the devices running on stored power like batteries.	As external components are low, total power consumption is less. So it can be used with devices running on stored power like batteries.
6.	Most of the microprocessors do not have power-saving features.	Most of the microcontrollers offer power-saving mo
7.	The microprocessor has a smaller number of registers, so more operations are memory-based.	The microcontroller has more register. Hence the programs are easier to write.
8.	These are based on the von Neumann model where program and data are stored in the same memory module.	These are based on Harvard architecture where program memory and data memory are separate.
9.	It is a central processing unit on a single silicon- based integrated chip.	It is a byproduct of the development of microprocessors with a CPU along with other peripherals.
10	It uses an external bus to interface to RAM, ROM, and other peripherals.	It uses an internal controlling bus.
11	Microprocessor-based systems can run at a very high speed because of the technology involved.	Microcontroller based systems run up to 200MHz o more depending on the architecture.
12	It's useful for general purpose applications that allow you to handle loads of data.	It's useful for application-specific systems.
13	It's complex and expensive, with a large number of instructions to process.	It's simple and inexpensive with less number of instructions to process.

2 Explain the architecture of a typical embedded device based on ARM core with a neat diagram.

## Scheme: Embedded Device Hardware Solution:

Embedded systems can control many different devices, from small sensors found on a production line, to the real-time control systems used on a NASA space probe. All these devices use a combination of software and hardware components. Each component is chosen for efficiency and, if applicable, is designed for future extension and expansion


The ARM processor controls the embedded device. Different versions of the

10

CO<sub>1</sub>

L2

The ARM processor controls the embedded device. Different versions of the ARM processor are available to suit the desired operating characteristics. An ARM processor comprises a core (the execution engine that processes instructions and manipulates data) plus the surrounding components that



		By contrast, the second form, attached to the Harvard-style cores, has separate caches for data and instruction. A cache provides an overall increase in performance but at the expense of predictable execution. But for real-time systems it is paramount that code execution is deterministic—the time taken for loading and storing instructions or data must be predictable. This is achieved using a form of memory called tightly coupled memory (TCM). TCM is fast SRAM located close to the core and guarantees the clock cycles required to fetch instructions or data—critical for real-time algorithms requiring deterministic behavior. TCMs appear as memory in the address map and can be accessed as fast memory.			
	b	Discuss the ARM design philosophy Scheme: - To write ARM design philosophy	4	CO1	L2
		Solution:			
		There are several physical features that have driven the ARM processor design.			
		Instruction Set for Embedded Systems, Variable cycle execution for			
		certain instructions, Inline barrel shifter leading to more complex			
		instructions, Thumb 16-bit instruction set, Conditional execution,			
		Enhanced instructions			
		Portable ES require battery power – ARM extended battery operations			
		Appln's – Mobile, PDA  We describe the second			
		High code density  Fig. D.:			
		ES - Price sensitive - Use of low-cost memory devices			
		<ul> <li>Reducing the dyeing area (board) – reduces the cost the design and manufacturing</li> </ul>			
		<ul> <li>Incorporated Hardware debug technology</li> </ul>			
		Theorporated Hardware debug technology			
4		With example, explain the following ARM instructions i) MOV ii) LDR iii) ADD iv) BNE v) STR	10	CO2	L2
		MOV: Syntax: <instruction>{<cond>}{S} Rd, N</cond></instruction>			
		MOV Move a 32-bit value into a register $Rd = N$			
		MVN move the NOT of the 32-bit value into a register $Rd = \sim N$			
		PRE r5 = 5 r7 = 8			
		MOV r7, r5 ; let r7 = r5  POST r5 = 5 r7 = 5			
		ADD:			
		ADD r0, r0, r1			
		ADD r0, r0, r2			
		LDR:			
		Load Register (register) calculates an address from a base register value and an			
		offset register value, loads a word from memory, and writes it to a register.			
		LDR <c><rt>[<rn>,<rm>]</rm></rn></rt></c>			
		BNE:			
		Branches when they are unequal. BNE overflow			
		STR:			
		STR instructions store a register value into memory.			
1		STR <c> <rt>,[<rn>{,/-<imm12>}]</imm12></rn></rt></c>			
5	a	Develop an ALP to find factorial of a given number.	5	CO2	L3

	1		 1	ı
		AREA CODE1,CODE,READONLY ENTRY MOV R2,#10; number for factorial MOV R3,#1; fact=1 REPEAT MUL R3,R2,R3; FACT =FACT * N SUBS R2,R2,#1; N=N-1 BNE REPEAT; REPEAT N != 0 LDR R6,=fact; load the address of fact variable STR R3,[R6]; store the factorial value in memory STOP B STOP AREA DATA1,DATA,READWRITE fact DCD 0 END		
	b	Explain the AMBA Bus architecture in detail.  The Advanced Microcontroller Bus Architecture (AMBA) was introduced in 1996 and has been widely adopted as the on-chip bus architecture used for ARM processors. The first AMBA buses introduced were the ARM System Bus (ASB) and the ARM Peripheral Bus (APB). Later ARM introduced another bus design, called the ARM High Performance Bus (AHB). Using AMBA, peripheral designers can reuse the same design on multiple projects. Because there are a large number of peripherals developed with an AMBA interface, hardware designers have a wide choice of tested and proven peripherals for use in a device. A peripheral can simply be bolted onto the on-chip bus without having to redesign an interface for each different processor architecture. This plug-and-play interface for hardware developers improves availability and time to market.  AHB provides higher data throughput than ASB because it is based on a centralized multiplexed bus scheme rather than the ASB bidirectional bus design. This change allows the AHB bus to run at higher clock speeds and to be the first ARM bus to support widths of 64 and 128 bits. ARM has introduced two variations on the AHB bus: Multi-layer AHB and AHB-Lite. In contrast to the original AHB, which allows a single bus master to be active on the bus at any time, the Multi-layer AHB bus allows multiple active bus masters. AHB-Lite is a subset of the AHB bus and it is limited to a single bus master. This bus was developed for designs that do not require the full features of the standard AHB bus. AHB and Multi-layer AHB support the same protocol for master and slave but have different interconnects. The new interconnects in Multi-layer AHB are good for systems with multiple processors. They permit operations to occur in parallel and allow for higher throughput rates.  The example device shown in Figure 1.2 has three buses: an AHB bus for the high performance peripherals, an APB bus for the slower peripherals, and a third bus for external peripherals, proprietar	CO2	L2
6	a	Explain the barrel shifter operation in ARM processor, with a neat diagram. A unique and powerful feature of the ARM processor is the ability to shift the 32-bit binary pattern in one of the source registers left or right by a specific number of positions before it enters the ALU. This shift increases the power and flexibility of many data processing operations. There are data processing instructions that do not use the barrel shift, for example, the MUL (multiply), CLZ (count leading zeros), and QADD (signed saturated 32-bit add)	CO1	L1

