CMR
INSTITUTE OF
TECHNOLOGY


USN




Internal Assesment Test - II


Sub:	b: DIGITAL SYSTEM DSESIGN Code								e:	21EE	242	
Date:	8/08/2023	Duration:	90 mins	Max Marks:	50	Sem:	4th	Branch: EEE				
		An	swer Any	FIVE FULL	Questic	ons						
									Marks	0]	BE	
									IVIAIN	CO	RBT	
1	mplement the follow	ving Boolean	n function	n F=B'D'+AB	'C+C'I)+A'B(C'D u	sing a	10	CO2	L3	
8	8:1 MUX with A,C and D as select lines.											
2	Design a combinational logic circuit that will convert BCD digit to Excess-3 BCD								10	CO2	L3	
digit using gates. Construct truth table and simplify the expression using K-maps.												
3	3 Design a 4:16 line decoder by cascading 2:4 line decoder which has active low								10	CO2	L2	
output and active low enable input.												
	improment and ratio wing 2 datum randoral manig wave relative with with the								10	CO2	L3	
	select lines $f(w,x,y,z)=\Sigma m(0,1,2,5,7,8,9,12,13)$											
	white the train there of 2 on hinghitests compared to the process of the process								10	CO2	L3	
expression and represent the same using basic gates												
_	What is a Flip-Flop? Discuss the working principal of SR Flip-Flop with the help								10	CO3	L2	
(of truth table.											

1.




Decimal Number	BCD Code				Excess-3 Code			
	A	В	C	D	W	X	у	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0
10	1	0	1	0	X	X	X	X
11	1	0	1	1	X	X	X	X
12	1	1	0	0	X	X	X	X
13	1	1	0	1	X	X	X	X
14	1	1	1	0	X	X	X	X
15	1	1	1	1	X	X	X	X






3.




١




5.

INPUT				OUTPUT				
A1	A0	B1	во	A <b< th=""><th>A=B</th><th>A>B</th></b<>	A=B	A>B		
0	0	0	0	0	1	0		
0	0	0	1	1	0	0		
0	0	1	0	1	0	0		
0	0	1	1	1	0	0		
0	1	0	0	0	0	1		
0	1	0	1	0	1	0		
0	1	1	0	1	0	0		
0	1	1	1	1	0	0		
1	0	0	0	0	0	1		
1	0	0	1	0	0	1		
1	0	1	0	0	1	0		
1	0	1	1	1	0	0		
1	1	0	0	0	0	1		
1	1	0	1	0	0	1		
1	1	1	0	0	0	1		
1	1	1	1	0	1	0		



Truth Table of Output A=B

Truth Table of Output A-B



A>B:A1B1' + A0B1'B0' + A1A0B0'


A=B: A1'A0'B1'B0' + A1'A0B1'B0 + A1A0B1B0 + A1A0'B1B0'

: A1'B1' (A0'B0' + A0B0) + A1B1 (A0B0 + A0'B0')

: (A0B0 + A0'B0') (A1B1 + A1'B1')

: (A0 Ex-Nor B0) (A1 Ex-Nor B1)


A<B:A1'B1 + A0'B1B0 + A1'A0'B0



2-Bit Magnitude Comparator

Flip-flop is a circuit that maintains a state until directed by input to change the state. A basic flip-flop can be constructed using four-NAND or four-NOR gates.

SR flip-flop is a gated set-reset flip-flop. The S and R inputs control the state of the flip-flop when the clock pulse goes from LOW to HIGH. The flip-flop will not change until the clock pulse is on a rising edge. When both S and R are simultaneously HIGH, it is uncertain whether the outputs will be HIGH or LOW.



		Truth To	able	0	0 1.
CIK	5	r R	Bn	Bnti	State.
0	×	××	0	0	No change
. 0	×	×	1	1	Memory .
1	0	0	0	0	No change
1	o	ó	1.1	10 1 00	No change/ Memory
1	1	0	0	1	Set
1	1	0;)	1	1	,
1	0	1	0	0	Reset
1	-0	_ 1	1	0	-
1	DAT 0	1	1001	5 X	Forbidden
1	1	13t "	1	1	
	<	W 10 10	etappe -	Howel track	5