**CMR INSTITUTE OF TECHNOLOGY** 

USN	
-----	--




### Internal Assesment Test - III

Sub:	Sub: DIGITAL SYSTEM DSESIGN Code					e:	21EE	42			
Date	9/09/2023	Duration:	90 mins	Max Marks:	50	Sem:	4th	Brai	nch:	EEI	Ξ
		An	swer Any	FIVE FULL	Questio	ns					
					Mark	OBE					
					IVIAIK	CO	RBT				
1	Explain the operation	of master s	lave JK F	lip-flop along	with its	circuit	diagr	am	10	CO3	L2
2 Derive the characteristic equations of SR,D,JK and T Flip-flops				10	CO3	L2					
3 Draw and explain the working of positive and negative edge triggered D Flip-flop				10	CO3	L2					
4 Explain with suitable logic and timing diagram					10	CO3	L2				
	i)Serial in Serial out shift Register										
ii)Parallel in Parallel out shift Register											
5 Design a MOD-5 synchronous binary counter using clocked JK Flip-Flops				10	CO7	L3					
6 Compare Registers and counters. Explain the working of 4 bit Asynchronous counter configured using JK Flip-flops				10	CO7	L2					

### Solutions

> The Masfer-Slave JK Flip-flop is basically a combination of two JK Flipflops connected together in series configuration. Out of these, one acts as the "Master" and another acts as 'Slave'. The output from the Master flip-flop is connected to the two inputs of the slave flipflop whose outputs are feedback to the inputs of Master Flip-flep. In addition, the circuit also includes an inverter which is connected to the clock pulse. when clock is high, master will be activated and when clock is low, Slave will be activated.



As shown in the above figure, clock signed is connected through directly to the Marker Flip flop, but it is connected through an inverter to the slave Flip-flop. Therefore, the information present at the J and K inputs in transmitted to the output of Marker flip-flo on the positive clock pulse and it is held there until the negative clock pulse occurs, after which it is allowed to pass through the output of slave Flip-flop

the positive clock. The high Smoutput of the master drives the J input of the slave, so at negative clock slave sets, copying the action of the Marter.

Twhen J=0 and K=1, the master nexts on the positive clock. The high 5m output of the master goes to the K input of the slave. Thus, master goes to the K input of the slave muster, again of the master.

CARE :- III Taken J = K = 1, marker toggles on the positive clock and slave than exples the output of master on the negative clock. case: -IV when J= K=0, the output of master remains same at the positive clock pulse. Thus the output of slave also remains same at the negative alock pulse. The Truth Table is given below. Ont 1 CLK J K Bn ( No charge) 11 0 0 0 (Reset) 元 0 1 元 1 0 元 1 1 1 ( set) En (Toggle)

2.

## **SR Flipflop**

### **Truth Table**

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Invalid inputs

### **Characteristic Equation**

Q(t+1) = R'(t)Q(t) + S(t) ; S(t)R(t) = 0

### **Excitation Table**

Q(t)	Q(t+1)	S	R
0	0	0	x
0	1	1	0

1	0	0	1
1	1	X	0

# JK Flipflop

### **Truth Table**

J	К	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)

# **Characteristic Equation**

Q(t+1) = K'(t)Q(t) + J(t)Q'(t)

### **Excitation Table**

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	x
1	0	х	1
1	1	x	0

# **D** Flipflop

### **Truth Table**

D	Q(t+1)
0	0
1	1

# **Characteristic Equation**

Q(t+1) = D(t)

# **Excitation Table**

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

### T Flipflop

#### **Truth Table**

Т	Q(t+1)
0	Q(t)
1	Q'(t)

### **Characteristic Equation**

$$Q(t+1) = T'(t)Q(t) + T(t)Q'(t) = T(t) \oplus Q(t)$$

### **Excitation Table**

Q(t)	Q(t+1)	Т
0	0	0
0	1	1
1	0	1
1	1	0

3.

# Positive Edge-Triggered Flip-Flop

The type of edge-triggered flip-flop whose output changes its state only on the rising edge (edge that goes from low to high) of the clock pulse is called a **positive edge-triggered flip-flop**. The positive edge triggered flip flop is also called a **rising edge-triggered flip-flop**. The block diagram of a positive edge triggered flip flop is shown in Figure-3 below.




Figure 3 - Positive Edge-Triggered Flip-Flop

In a positive edge triggered flip flop, the inputs are accepted and stored only when the clock pulse goes from low (0) to high (1), i.e. on the rising edge of the clock pulse. This stored value is then available on the outputs.

# Negative Edge-Triggered Flip-Flop

The type of edge-triggered flip flop whose output changes its state only on the falling edge (edge that goes from high to low) of the clock pulse is called a **negative edge-triggered flip-flop**. The negative edge triggered flip flop is also known as a **falling edge-triggered flip-flop**. The block diagram of a negative edge triggered flip flop is shown in Figure-4 below.




Figure 4 - Negative Edge-Triggered Flip-Flop


In the case of negative edge triggered flip flop, the flip-flop captures and stores the inputs only when the clock pulse goes from high to low, i.e. on falling edge of the clock pulse.


# Operation of Edge-Triggered Flip-Flop


The operation of a typical edge-triggered flip-flop is described below -

In the edge-triggered flip-flop, the inputs are applied through the input terminals and a clock pulse is connected to the clock input of the flip-flop. The edge triggered flip flop responds according to the applied inputs when the clock pulse goes from either low to high or high to low. When this state transition of clock pulse occurs, the flip-flop captures and stores the input values. These stored input values will be then available on the outputs (Q and Q') of the flip-flop.

4.







# 5.1) Excitation table for JK flip flop

Qn	Qn+1	J	K
0	0	0	×
0	1	1	×
1	0	×	1


Now, we can derive excitation table for counter using above table as follows:

### 2) Excitation table for counter


Present state			Next state			Flip flop Input					
Qc	QB	$Q_A$	Q <sub>C+1</sub>	$Q_{B+1}$	$Q_{A+1}$	Jc	Kc	JB	K <sub>B</sub>	JA	Ka
0	0	0	0	0	1	×	0	0	×	1	×
0	0	1	0	1	0	×	1	1	×	×	1
0	1	0	0	1	1	×	×	×	0	1	×
0	1	1	1	0	0	×	×	×	1	×	1
1	0	0	0	0	0	1	0	0	×	0	×
1	0	1	×	×	×	×	×	×	×	×	×
1	1	0	×	×	×	×	×	×	×	×	×
1	1	1	×	×	×	×	×	×	×	×	×

 $J_c \!\!=\!\! Q_B Q_A \qquad K_C \!\!=\!\! 1 \qquad J_B \!\!=\!\! QA \qquad K_B \!\!=\!\! QA \qquad J_A \!\!=\!\! Q_C, \qquad K_A \!\!=\!\! 1$ 

# **Step 5 Logic Diagram**



**Step 6: Timing Diagram** 



6.

Register	Counter
Register can hold data to use as a temporary memory storage	Counter can only be loaded, stored or incremented as a program counter

It does not follow specific sequence of states	Follow specific sequence of states				
It has the same clock	It does not need a same clock				
Its path of stage is not predefined	Its path of stage is predefined				
All register is not counter	All counter is register				

