

Internal Assessment Test - III


Sub:	DIGITAL SYSTEM DSEIGN						Code:	21EE42		
Date:	9/09/2023	Duration:	90 mins	Max Marks:	50	Sem:	4th	Branch:	EEE	
Answer Any FIVE FULL Questions										
								Marks	OBE	
									CO	RBT
1	Explain the operation of master slave JK Flip-flop along with its circuit diagram						10	CO3	L2	
2	Derive the characteristic equations of SR,D,JK and T Flip-flops						10	CO3	L2	
3	Draw and explain the working of positive and negative edge triggered D Flip-flop						10	CO3	L2	
4	Explain with suitable logic and timing diagram i)Serial in Serial out shift Register ii)Parallel in Parallel out shift Register						10	CO3	L2	
5	Design a MOD-5 synchronous binary counter using clocked JK Flip-Flops						10	CO7	L3	
6	Compare Registers and counters. Explain the working of 4 bit Asynchronous counter configured using JK Flip-flops						10	CO7	L2	

Solutions

1.

> The Master-Slave JK Flip-flop is basically a combination of two JK Flipflops connected together in series configuration. Out of these, one acts as the 'Master' and another acts as 'Slave'. The output from the Master flip-flop is connected to the two inputs of the slave flip flop whose outputs are feedback to the inputs of Master Flip-flop.

In addition, the circuit also includes an inverter which is connected to the clock pulse. When clock is high, Master will be activated and when clock is low, Slave will be activated.



As shown in the above figure, clock signal is connected ~~through~~ directly to the Master Flip-flop, but it is connected through an inverter to the slave Flip-flop. Therefore, the information present at the J and K inputs is transmitted to the output of Master flip-flop on the positive clock pulse and it is held there until the negative clock pulse occurs, after which it is allowed to pass through the output of slave Flip-flop.

Case:- I

when $J=1$ and $K=0$, the Master sets on the positive clock. The high Q_m output of the master drives the J input of the slave, so at negative clock slave sets, copying the action of the Master.

Case:- II





when $J=0$ and $K=1$, the master resets on the positive clock. The high \bar{Q}_m output of the master goes to the K input of the slave. Thus, at the negative clock slave resets, again copying the action of the master.

Case :- III

when $J = K = 1$, master toggles on the positive clock and slave then copies the output of master on the negative clock.

Case :- IV

when $J = K = 0$, the output of master remains same at the positive clock pulse. Thus the output of slave also remains same at the negative clock pulse. The Truth Table is given below.

CLK	J	K	Q_{n+1}
	0	0	Q_n (No change)
	0	1	0 (Reset)
	1	0	1 (set)
	1	1	\bar{Q}_n (Toggle)

2.

SR Flipflop

Truth Table

S	R	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	Invalid inputs

Characteristic Equation

$$Q(t+1) = R'(t)Q(t) + S(t) ; S(t)R(t) = 0$$

Excitation Table

$Q(t)$	$Q(t+1)$	S	R
0	0	0	x
0	1	1	0

1	0	0	1
1	1	x	0

JK Flipflop

Truth Table

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)

Characteristic Equation

$$Q(t+1) = K'(t)Q(t) + J(t)Q'(t)$$

Excitation Table

Q(t)	Q(t+1)	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

D Flipflop

Truth Table

D	Q(t+1)
0	0
1	1

Characteristic Equation

$$Q(t+1) = D(t)$$

Excitation Table

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1

T Flipflop

Truth Table

T	Q(t+1)
0	Q(t)
1	Q'(t)

Characteristic Equation

$$Q(t+1) = T'(t)Q(t) + T(t)Q'(t) = T(t) \oplus Q(t)$$

Excitation Table

Q(t)	Q(t+1)	T
0	0	0
0	1	1
1	0	1
1	1	0

3.

Positive Edge-Triggered Flip-Flop

The type of edge-triggered flip-flop whose output changes its state only on the rising edge (edge that goes from low to high) of the clock pulse is called a **positive edge-triggered flip-flop**. The positive edge triggered flip flop is also called a **rising edge-triggered flip-flop**. The block diagram of a positive edge triggered flip flop is shown in Figure-3 below.




Figure 3 - Positive Edge-Triggered Flip-Flop

In a positive edge triggered flip flop, the inputs are accepted and stored only when the clock pulse goes from low (0) to high (1), i.e. on the rising edge of the clock pulse. This stored value is then available on the outputs.

Negative Edge-Triggered Flip-Flop

The type of edge-triggered flip flop whose output changes its state only on the falling edge (edge that goes from high to low) of the clock pulse is called a **negative edge-triggered flip-flop**. The negative edge triggered flip flop is also known as a **falling edge-triggered flip-flop**. The block diagram of a negative edge triggered flip flop is shown in Figure-4 below.




Figure 4 - Negative Edge-Triggered Flip-Flop


In the case of negative edge triggered flip flop, the flip-flop captures and stores the inputs only when the clock pulse goes from high to low, i.e. on falling edge of the clock pulse.

Operation of Edge-Triggered Flip-Flop


The operation of a typical edge-triggered flip-flop is described below –

In the edge-triggered flip-flop, the inputs are applied through the input terminals and a clock pulse is connected to the clock input of the flip-flop. The edge triggered flip flop responds according to the applied inputs when the clock pulse goes from either low to high or high to low. When this state transition of clock pulse occurs, the flip-flop captures and stores the input values. These stored input values will be then available on the outputs (Q and Q') of the flip-flop.

4.




CLOCK	Q_3	Q_2	Q_1	Q_0
-	0	0	0	0
1↑	1	0	0	0
2↑	1	1	0	0
3↑	1	1	1	0
4↑	1	1	1	1




$$J_c = Q_B Q_A \quad K_c = 1 \quad J_B = Q_A \quad K_B = Q_A \quad J_A = Q_C' \quad K_A = 1$$

Step 5 Logic Diagram




Step 6: Timing Diagram



6.

Register	Counter
Register can hold data to use as a temporary memory storage	Counter can only be loaded, stored or incremented as a program counter

It does not follow specific sequence of states	Follow specific sequence of states
It has the same clock	It does not need a same clock
Its path of stage is not predefined	Its path of stage is predefined
All register is not counter	All counter is register



- It consists of a series of 4 JK Flip-flops. The J and K terminals are tied together and is connected with Logic 1 so that the flip-flops work in Toggle Mode.
 - The flip-flop holding the LSB receives the incoming clock pulse.
 - \bar{Q}_A , \bar{Q}_B , and \bar{Q}_C is connected to the clock input of FF B, FF C and FF D respectively.
 - It is a 4 bit counter. So number of possible states are $16(2^4)$
 - It can count from $0 \rightarrow 15$.
- Let us assume that initially $Q_D Q_C Q_B Q_A = 1111$. So, the output will toggle based on the positive edge of clock pulse. The timing diagram is shown below:-

