


CBCS SCHEME

21EE42



Fourth Semester B.E. Degree Examination, June/July 2023 Digital System Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- Design a circuit to cube a 2-bit number. Implement using minimum number of only NAND gates. (07 Marks)
 - Explain Maxterm canonical form with an example. Express the given Boolean function in proper canonical form with decimal notation.
$$f(w, x, y, z) = (\bar{w} + x)(y + \bar{z})$$
 (06 Marks)
 - Convert the given Boolean expression into :
 - Minterm canonical form
 - Maxterm canonical form $f(p, q, r) = P(\bar{q} + \bar{r})$. (07 Marks)

OR

- Simplify the following function using Quine -Mc Cluskey technique.
 $f(a, b, c, d) = \Sigma m(0, 4, 5, 9) + \Sigma dc(1, 7, 13)$.
Also obtain the minimal SOP form using Karnaugh map and verify the result. (12 Marks)
 - List all the prime implicants of the given function and obtain the minimal SOP form using Karnaugh Map
 $Y(a, b, c, d) = \Sigma m(0, 1, 2, 3, 4, 7, 8, 9) + \Sigma dc(10, 11, 12, 13, 14, 15)$. (08 Marks)

Module-2

- Design a combinational logic circuit that will convert BCD digit to Excess-3 BCD digit using gates. Construct a truth table and simplify each output equation using Karnaugh maps. (08 Marks)
 - Implement the following function pairs using 74138IC and gates with minimum number of inputs.
 $f_1(a, b, c) = \Sigma m(0, 2, 4)$ $f_2(a, b, c) = \Sigma m(1, 2, 4, 5, 7)$. (06 Marks)
 - Implement a 1-bit comparator using a decoder. (06 Marks)

OR

- Implement the function : $f(a, b, c, d) = \Sigma m(1, 1, 5, 6, 7, 9, 10, 15)$ using a 4 : 1 Multiplexer with a, b as select inputs. (08 Marks)
 - Implement a 4-bit carry look Ahead adder and explain how carry propagation delay is eliminated in a carry look ahead adder. (12 Marks)

Module-3

- Explain how the switch bounce effect is eliminated by the use of an SR latch with the help of timing diagram. (08 Marks)
 - Explain the working of a Master-solve JK flip-flop with timing diagram. (12 Marks)

OR

- 6 a. Obtain the characteristic equations for T, D SR and JK flip-flop. (10 Marks)
- b. Explain the working of a Master Slave SR flip-flop with timing diagram. (10 Marks)

Module-4

- 7 a. Explain the working of a universal shift Register with neat circuit diagram. (09 Marks)
- b. Explain the operation of a 4-bit binary ripple counter using -ve edge triggered JK flip-flops giving the timing diagram. (06 Marks)
- c. Draw the circuit diagram and timing diagram for MOD-12 ripple UP-counter using T flip-flops. (05 Marks)

OR

- 8 a. Design a MOD-8 twisted Ring counter using positive edge triggered D flip-flops and give the count sequence and timing diagram. (08 Marks)
- b. Design a synchronous counter using positive edge triggered JK flip-flops for the count sequence 0, 1, 4, 6, 7, 5 (12 Marks)

Module-5

- 9 a. Explain Mealy and Moore models in sequential circuits with block diagrams and examples. (08 Marks)
- b. Design a synchronous circuit using positive edge triggered JK flip-flops to generate the flowing sequence :

0 → 1 → 2 → 0 if Input X = 0 and
 0 → 2 → 1 → 0 if Input X = 1

Provide an output which becomes equal to '1' to indicate non-zero present state when X = 0. (12 Marks)

OR

- 10 a. Analyze the following sequential circuit and obtain :
 - i) Flip-flop input and output equations
 - ii) Transition table
 - iii) State table
 - iv) State diagram.
 (Refer Fig.Q10(a)).

CMRIT LIBRARY
 BANGALORE - 560 037




Fig.Q10(a)

(12 Marks)

- b. Write short notes on :
 - i) Read only memory
 - ii) Programmable ROM
 - iii) EPROM
 - iv) Flash memory.

(08 Marks)

Module 1

1a.

Truth table: → (02)

A_1, A_0	Y_4	Y_3	Y_2	Y_1	Y_0
0 0	0	0	0	0	0
0 1	0	0	0	0	1
1 0	0	1	0	0	0
1 1	1	1	0	1	1

$Y_0 = \bar{A}_1 A_0 + A_1 A_0 = A_0 \rightarrow (01)$
 $Y_1 = A_1 A_0$
 $Y_2 = 0$
 $Y_3 = A_1 A_0$
 $Y_4 = A_1 \bar{A}_0 + A_1 A_0 = A_1 \rightarrow (01)$

Circuit diagram → (02)

b.

Explanation of Maxterm Canonical form with example

$$f = (\bar{w} + x + y\bar{z}) (w\bar{w} + x\bar{x} + y + \bar{z})$$

$$= (\bar{w} + x + y + z) (\bar{w} + x + y + \bar{z}) (w + x + \bar{y} + z) (w + z + \bar{y} + \bar{z})$$

$$= (\bar{w} + x + y + z) (\bar{w} + x + y + \bar{z}) (w + \bar{x} + y + \bar{z}) (\bar{w} + \bar{x} + y + \bar{z})$$

$f = \pi M(8, 9, 2, 3, 1, 6, 5, 13) = \pi M(1, 2, 3, 5, 6, 8, 9, 13) \rightarrow (04)$

c.

(i) $f = p\bar{q} + p\bar{r} = p\bar{q}(r + \bar{r}) + p(q + \bar{q})\bar{r} = p\bar{q}r + p\bar{q}\bar{r} + pq\bar{r} + p\bar{q}\bar{r} = p\bar{q}r + p\bar{q}\bar{r} + pq\bar{r}$ → (02)

(ii) $\bar{f} = p\bar{q}r + p\bar{q}\bar{r} + pq\bar{r} = (\bar{p}\bar{q}r) \cdot (\bar{p}\bar{q}\bar{r}) \cdot (\bar{p}q\bar{r})$

$$\bar{f} = (\bar{p} + q + \bar{r})(\bar{p} + q + r)(\bar{p} + \bar{q} + r) = \pi M(5, 4, 6)$$

$$\bar{f} = f = \pi M(0, 1, 2, 3, 7)$$

$$f = (p + q + r)(p + q + \bar{r})(p + \bar{q} + r)(p + \bar{q} + \bar{r})(\bar{p} + \bar{q} + \bar{r}) \rightarrow (05)$$

2a.

2a.

a b c d	
0 0 0 0	0
0 0 0 1	1*
0 1 0 0	4*
0 1 0 1	5
1 0 0 1	9
0 1 1 1	7*
1 1 0 1	13*

PROVED → (02)

a b c d	
0 0 0 -	0, 1*
0 - 0 0	0, 4*
0 - 0 1	1*, 5
- 0 0 1	1*, 9
0 1 0 -	4*, 5
0 1 - 1	5, 7*
- 1 0 1	5, 13*
1 - 0 1	9, 13*


→ (02)

a b c d	
0 - 0 -	0, 1*, 4*, 5 → (01)
- - 0 1	1*, 5, 9, 13*


PI table → (01)

PI	0 4 5 9	EPIS:
		$\bar{a}\bar{c}, \bar{c}d$
	5, 7*	x
	0, 1*, 4*, 5	x(x) x
	1, 5, 9, 13*	x(x)

$f = \bar{a}\bar{c} + \bar{c}d \rightarrow (02)$




b.



Module 2


3a.



b.

$f_1 = \sum m(0, 4, 7) \rightarrow 3 \text{ input NAND gate} \rightarrow (01)$

$f_2 = \sum m(1, 2, 4, 5, 7) = \prod M(0, 3, 6) \rightarrow 3 \text{ input AND gate} \rightarrow (01)$



c.

Truth table \rightarrow (02)

A	B	G	E	L
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

Output Equations \rightarrow (02)

$$G = \sum m(2) = \overline{A}B$$

$$E = \sum m(0,3)$$

$$L = \sum m(1)$$

Circuit diagram \rightarrow (02)

4a.

Truth table with inputs \rightarrow (04)

s_1	c_0	a	b	c	d	f	inputs
0	0	0	0	0	0	1	$D_0 = \overline{c}$
0	0	0	1	0	0	0	
0	0	1	0	0	0	0	
0	0	1	1	0	0	0	
0	1	0	0	0	0	0	$D_1 = c+d$
0	1	0	1	0	0	0	
0	1	1	0	0	0	0	
0	1	1	1	0	0	0	
1	0	0	0	0	0	0	$D_2 = c \oplus d$
1	0	0	1	0	0	0	
1	0	1	0	0	0	0	
1	0	1	1	0	0	0	
1	1	0	0	0	0	0	$D_3 = cd$
1	1	0	1	0	0	0	
1	1	1	0	0	0	0	
1	1	1	1	0	0	0	

K-maps for inputs \rightarrow (02)

Circuit diagram \rightarrow (02)

b.

The adder produces carry propagation delay while performing other arithmetic operations like multiplication and divisions as it uses several additions or subtraction steps. This is a major problem for the adder and hence improving the speed of addition will improve the speed of all other arithmetic operations. Hence reducing the carry propagation delay of adders is of great importance. There are different logic design approaches that have been employed to overcome the carry propagation problem. One widely used approach is to employ a carry look-ahead which solves this problem by calculating the

carry signals in advance, based on the input signals. This type of adder circuit is called a carry look-ahead adder.

Here a carry signal will be generated in two cases:

1. Input bits A and B are 1
2. When one of the two bits is 1 and the carry-in is 1.

$$C_1 = P_0 C_0 + G_{10}$$

$$C_2 = P_1 P_0 C_0 + P_1 G_{10} + G_{11}$$


$$C_3 = P_2 P_1 P_0 C_0 + P_2 P_1 G_{10} + P_2 G_{11} + G_{12}$$

$$C_4 = P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_{10} + P_3 P_2 G_{11} + P_3 G_{12}$$



$$P_i = A_i \oplus B_i \quad G_i = A_i B_i$$

$$S_i = P_i \oplus C_i \quad C_{i+1} = P_i C_i + G_i$$





Module 3

5a.


Depending upon the current state of the output, if the set or reset buttons are depressed the output will change over in the manner described above and any additional unwanted inputs (bounces) from the mechanical action of the switch will have no effect on the output at Q.

When the other button is pressed, the very first contact will cause the latch to change state, but any additional mechanical switch bounces will also have no effect. The SR flip-flop can then be RESET automatically after a short period of time





b.



clk	JK	Q	Q'
0	X X	Q	\bar{Q} N.C
\square	0 0	Q	\bar{Q} N.C
\square	0 1	0	1 Reset
\square	1 0	1	0 Set
\square	1 1	\bar{Q}	Q Toggle


→ 02

Explanation / detailed functional table → 04


Inputs	Present State	Latch inputs	Outputs
J K	Q	S ₁ R ₁ Q _M \bar{Q}_M	Q ⁺ $\bar{Q}^+ Q+$
0 0	0	0 0 0 1	0 1 Q
0 0	1	0 0 1 0	1 0 Q
0 1	0	0 0 0 1	0 1 0
0 1	1	0 1 0 1	0 1 0
1 0	0	1 0 1 0	1 0 1
1 0	1	0 0 1 0	1 0 1
1 1	0	1 0 1 0	1 0 \bar{Q}
1 1	1	0 1 0 1	0 1 \bar{Q}

$S_1 = J \cdot \bar{Q}$
 $R_1 = K \cdot Q$


Timing diagram: → 04



6a.



b.



Module 4

7a.

7a.

S_1	S_0	Operation
0	0	HOLD
0	1	Shift Right
1	0	Shift Left
1	1	Parallel Load

$\rightarrow 01$

Explanation: 04

1) HOLD: $S_1=0, S_0=0$
 I_0 is selected.

$D_4=Q_4, D_3=Q_3, D_2=Q_2, D_1=Q_1$.


2) Shift Right: $S_1=0, S_0=1$
 I_1 is selected.

$D_4=DSR, D_3=Q_4, D_2=Q_3, D_1=Q_2$.

3) Shift Left: $S_1=1, S_0=0$
 I_2 is selected.

$D_1=DSL, D_2=Q_1, D_3=Q_2, D_4=Q_3$.


3) Parallel load: $S_1=1, S_0=1$. I_3 is selected. $D_4=P_4, D_3=P_3, D_2=P_2, D_1=P_1$.



Circuit diagram $\rightarrow 04$


09.

b.




Count Sequence table $\rightarrow 02$

Timing diagram: 02




c.




When 1100 \rightarrow CLR

$\rightarrow 03$


$\rightarrow 02$



8a.




b.




Module 5

9a.

In the theory of computation, a Mealy machine is a finite-state machine whose output values are determined both by its current state and the current inputs. This is in contrast to a Moore machine, whose output values are determined solely by its current state



b.



10a.

$J_A = B, K_A = \bar{B}, J_B = x \oplus A, K_B = x \oplus A, Y = x \oplus A \oplus B \rightarrow \textcircled{02}$

A	B	x	$\bar{x} \oplus A$	$x \oplus A \oplus B$	J_A	K_A	J_B	K_B	Y
0	0	0	1	0	0	1	1	1	0
0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	0	1	1	0
0	1	1	0	1	1	1	0	0	1
1	0	0	1	0	0	1	0	0	0
1	0	1	0	1	0	0	1	1	0
1	1	0	1	0	1	1	0	0	1
1	1	1	0	1	1	0	1	1	0

A	B	$J_A K_A, J_B K_B$		Y	
		x=0	x=1	x=0	x=1
0	0	01, 11	01, 00	0	1
0	1	10, 11	10, 00	1	0
1	0	01, 00	01, 11	1	0
1	1	10, 00	10, 11	0	1

Excitation table $\rightarrow \textcircled{04}$

Transition table:

A	B	$A^+ B^+$		Y	
		x=0	x=1	x=0	x=1
0	0	01	00	0	1
0	1	10	11	1	0
1	0	00	01	1	0
1	1	11	10	0	1

State table:

Let 00 = a, 01 = b, 10 = c, 11 = d.

Present State	Next State		Y	
	x=0	x=1	x=0	x=1
a	b	a	0	1
b	c	d	1	0
c	a	b	1	0
d	d	c	0	1

State diagram:

b.

ROM stands for Read-Only Memory. It is a non-volatile memory that is used to store important information which is used to operate the system. As its name refers to read-only memory, we can only read the programs and data stored on it. It is also a primary memory unit of the computer system. It contains some electronic fuses that can be programmed for a piece of specific information. The information stored in the ROM in binary format. It is also known as permanent memory.

PROM (Programmable read-only memory): PROM is a form of digital memory. In this type of ROM, each bit is locked by a fuse or anti-fuse. The data stored in it are permanently stored and can not be changed or erasable. It is used in low-level programs such as firmware or microcode.

EPROM (Erasable programmable read-only memory): [EPROM](#) also called EROM, is a type of PROM but it can be reprogrammed. The data stored in EPROM can be erased and reprogrammed again by ultraviolet light. Reprogrammed of it is limited. Before the era of EEPROM and flash [memory](#), EPROM was used in microcontrollers.

Flash memory is a long-life and non-volatile storage chip that is widely used in embedded systems. It can keep stored data and information even when the power is off. It can be

electrically erased and reprogrammed. Flash memory was developed from EEPROM (electronically erasable programmable read-only memory).