


There are 13 General purpose registers in Cortex M3 processor

- * R0-R12 are general purpose registers. When a 16 bit Thumb instruction calls a register only the subset of the registers (R0-R7) is used.
- * R13 is a stack pointer. There are 2 stack pointers banked together in Cortex M3. At a given time only one stack pointer is accessible.

Main stack pointer: It is a default stack pointer. It is used for operating interrupt handlers.

Process stack pointer: It is user defined. stack pointer

- * R14 is the link register. Whenever a subroutine is called the return address of the main program is stored in link register.
- * R15 is the Program Counter which stores the address of the next instruction to be executed.



The special Purpose registers in Cortex M3 core.

- 1) Program status Register
- 2) Interrupt Mask Register
- 3) Control Register
- 4) Program status Register:

There are 3 PSRs,

- i) Application Program status register.
- ii) Interrupt Program status register
- iii) Exception Program status register

All the 3 PSRs can be accessed together or individually. When they are to be accessed together xPSR is used. The instructions MSR & MRS can be used to Write & Read the PSRs.

APSR, IPSR, EPSR can be read using MRS instruction
But only APSR can be written using MSR instruction

eg: ~~any~~ MRS r0, APSR

MRS r0, IPSR

MRS r0, EPSR

MSR r0, APSR.

	31	30	29	28	27	26-25	24	23-20	19-16	15-10	9-0
APSR	N	Z	C	V	O						
IPSR											Exception no.
EPSR						ICT IT	T				

Accounting of Bits by PSR.

	31	30	29	28	27	26-25	24	23-20	19-16	15-10	9-0
XPSR	N	Z	C	V	O	ICT IT	T				Exception no.

N → Negative number

Z → Zero

C → Carry / Borrow

V → Overflow

O → Sticky saturation bit

ICT → Interrupt Continuable Instruction

T → Thumb

Exception → an exception number.

10
 2) Interrupt Mask registers

there are 3 IMR's

BASEPRI, FAULTPRI, PRIMASK.

BasePri & PRIMASK are helpful in masking the interrupts during unfavourable conditions

FAULTMASK mask the interrupts when there is fault.

BASEPRI: It is a 1 bit register. It is always set to 0. Whenever it is set to 1, it masks ~~the~~ all the interrupts allowing only Non maskable Interrupts & ^{hard} fault exceptions. Default it is zero.

PA
PR2.

FAULTMASK: It is a 1 bit register. It mask only fault handler interrupt exception & allows all other interrupts including NMI. By default is 0.

BASEPRI: It is a 8 bit register. It is used for priority masking. It mask all low level priority interrupts. By default is 0.

3) Control Register:

There are 2 control registers 'Control [1]' & 'Control [0]'.
Control [1]: It is always zero in thread mode. It can be either zero or one in the handler mode. It can be written only in handler & privileged mode. If we have to change it we can access the bit 2 of the link register.

Control [0]: It can be written only in the privileged mode. If we have to change it we have to interrupt it by calling a interrupt through exception handler.

2) Applications:

1) Low cost microcontrollers:

The Cortex M3 is ideally suited for low cost microcontrollers & can be used for wide range of consumer products from toys to electrical appliances. The market is wide & highly popular due to development of 8 bit & 16 bit microcontrollers.

2) Automotive:

Ideally Cortex M3 is suitable for wide range of automotive applications. Due to the properties of high efficiency, low power consumption & ^{low} interrupt latency, it can be used in automobiles.

3) Data Communication:

The properties such as simplicity, reliability and ease of use, make data process to occur at vast range. The flexibility of Cortex M3 & ability of interrupt communication makes it fit for the bluetooth & zigbee communications.

4) Industrial Control:

The properties such as high efficiency, low power consumption, low interrupt latency, makes Cortex M3 an important part of Industrial control.

5) Consumer products:

The microprocessor Cortex M3 can be used in wide range consumer products due to its efficient performance & low interrupt latency.

4) Exceptions and Interrupts:

The exceptions can be programmable or non programmable during a task performance.

Whenever an Interrupt is called the processor stops the currently executing task to perform the interrupt service routine.

The priorities can be explained by the below table

~~Interrupt~~
no. ~~Interrupt~~
name

<u>Exception no.</u>	<u>Exception name</u>	<u>Priority</u>	<u>function</u>
1	Reset	- 3	Reset
2	NMI	- 2	Non Maskable Interrupt
3	Hardfault	- 1	Blocks the faults.
4	Mem Manage fault	Settable	Memory Management fault.
5	Bus fault	Settable	Error during processing a Bus.
6	Usage fault	Settable	Instruction error is resolved
7 - 12	-	-	Reserved
13	SVC	Settable	Vector Call.
14	Debug monitor	Settable	Debug Monitoring.
15	-	-	Reserved.

15	Pend Sv	Settable	Pendable Service is resolved
107	systick	Settable	by servicing System tick timer
255 255	IR Or	-	IR Or bits #0 - 239


Vector Table

Exception address.	Exception	Function function
0x 00000000	-	MRS. start value
0x 00000004	Reset.	Reset starting address
0x 00000008	NMI	NMI starting address
0x 0000000A	Hard fault	Hard fault starting address
0x 0000000D	-	Other Interrupt starting address

Vector Table & Priority table provides a brief information about the interrupt being serviced & exceptions being handled whenever they are called.

The priorities are set to perform the actions in a suitable manner with proper steps.

address data path, 32 bit register bank & 32 bit memory interface. It has Harvard architecture. The data & instruction can be processed at the same time. This increases the speed of the processor as the data fetch do not interfere the Instruction pipelining. Hence multiple Bus Interface can be done.



- * The Cortex M3 consists of 13 general purpose registers [R0-R12] & stack pointers (MSP, PSP) [R13], one link register [R14], one program counter [R15] & special purpose registers including PSR.
- * The Cortex M3 core consists of a Debugger with Traditional Thumb with additional Thumb instructions and an ALU to support the hardware multiply, divide and connect to the other ports & peripherals.
- * The NVIC is an integral part of the Cortex M3 since its function is in servicing the interrupts & resolving interrupt handling problems.
- * The Cortex M3 is a single memory mapped device with a fixed ~~one~~ single memory of 4 gigabytes. to the code, SRAM, internal / external interrupts, ~~and~~ external devices.
- * The MPU is an optional component of the Cortex M3, It provides safeguarding of memory & protects the data from the Operating System during application development.
- * The instruction & data bus communicates with the memory & provides help in fetching the data & the instruction.
- * The Non Maskable Interrupt has a wide range of application as it provides help during the masking of interrupts in unfavorable conditions.
- * The debug can be accessed via a debug port. to find the solutions regarding the malfunctioning of any components of the Cortex M3.

6) The Cortex M3 addresses the 32 bit processor in the following ways.

* Improved Performance efficiency:

Large work done with the use of lower frequency & less power consumption

* Low Power consumption:

The efficiency is increased as a result ensuring there is less power consumed.

* Enhanced Determinism:

Ensuring that all the interrupts called are serviced as quick as possible with known number of cycles.

* Increased Code Density:

Enabling the processor to store the code within the memory requirements provided.

* Ease of Use:

Providing the requirements to be satisfied by the 32 bit processor similar to that of 16 bit & 8 bit processor so that the consumer can easily shift into the system.

* Low Cost Solutions:

Providing a reliable cost solution to the user. Similar to that of 8 bit & 16 bit.