USN					



Department of AI-ML and AI-DS Internal Assessment Test 1 – July 2023

Sub:	Microcontrolle	Microcontroller & Embedded Systems				Sub Code:	21CS43	Bran	ich: AI-	ML & A	AI-DS
Date:	04-07-23	Duration:	90 min's	Max Marks:	50	Sem / Sec:		4 th	·	OF	3E
		Ar	ıswer any FI	VE FULL Quest	tions				MARKS	CO	RBT
1.	Write a sho	rt note on	RISC design	gn philosophy	. Co	ompare Mic	croprocessor	and	[10]	CO2	L1
	Microcontro	llers.									
2.	Discuss the	embedded s	system hard	lware with exa	ampl	e of ARM	based embed	ded	[10]	CO2	L2
	device.				_						
3.	Explain the o	data flow m	odel of AR	M core in deta	il.				[10]	CO2	L2
4.	Briefly discu	ss the Proce	essor mode	s and Instructi	on se	et of ARM	controllers		[10]	CO2	L2
5.	Discuss in det	ail about th	e core exter	nsion of ARM	cont	roller.			[10]	CO2	L2
	W/i4h amana	laa aad aaa		41	· C ·		of Instance		[10]	CO2	1.2
6.	1	ies and syn	iax expiain	the working of)1 CO	mpare grou	ip of instructi	ions	[10]	CO2	L3
	of ARM.										
7.	1	•		the working of	ffoll	owing Instr	uctions of AF	RM	[10]	CO2	L3
	i. MVN, ii. F	RRX, iii. RS	C, iv. BIC								

USN					




Department of AI-ML and AI-DS Internal Assessment Test 1 – July 2023

Sub:	Microcontrolle	r & Embedde	d Systems			Sub Code:	21CS43	Bra	nch:	AI-N	1L & A	I-DS
Date:	04-07-23	Duration:	90 min's	Max Marks:	50	Sem / Sec:		4 th			OF	ВE
		<u>A</u>	nswer any FΓ	VE FULL Questi	ons				MA	RKS	CO	RBT
1.	Write a short	rt note on	RISC design	gn philosophy	. C c	ompare Mic	croprocessor	and	[1	.0]	CO2	L1
	Microcontro	llers.										
2.	Discuss the	embedded s	system hard	lware with exa	ampl	e of ARM	based embed	ded	[1	.0]	CO2	L2
	device.											
3.	Explain the c	lata flow m	odel of AR	M core in deta	il.				[1	0]	CO2	L2
4.	Briefly discu	ss the Proce	essor mode	s and Instructi	on se	et of ARM	controllers		[1	.0]	CO2	L2
5.	Discuss in det	ail about th	e core exter	nsion of ARM	cont	roller.			[1	.0]	CO2	L2
									-	-	~ ~ *	
6.	With examples and syntax explain the working of compare group of Instructions [10]							.0]	CO2	L3		
	of ARM.											
7.	With examples and syntax explain the working of following Instructions of ARM						RM	[1	.0]	CO2	L3	
	i. MVN, ii. RRX, iii. RSC, iv. BIC											



Internal Assessment Test 1– July. 2023
Sub Code:

Sub:	Microcontroller & Embedded Systems		Sub Code:	21CS43	Branch:	AI-ML &	AI-DS
Date:	04-07-23 Duration: 90 Minutes	Max Marks: 50	Sem / Sec:	4 th		OB	Е
	Scheme and	l Solution			MARKS	СО	RBT
1						CO2	L1
	RISC design philosophy is	mful instructions that	arraanta rriithin	n o cimalo ovalo			
	 Aimed at simple but powe at a high clock speed. 	Trui instructions that	execute within	i a siligle cycle			
	Concentrates on reducing	the complexity of in	structions per	formed by the			
	hardware.	are compressed or in	isar accurates per	ioimed of un	05		
	Provides greater flexibility	and intelligence in so	oftware rather	than hardware.			
	The RISC philosophy is implemented with for						
	Instructions: RISC has a re						
	provide simple opera						
	Each instruction is a	-		to fetch future			
	instructions before dec • Pipeline: The processing	_		o emallar unite			
	that can be executed in			o smaner units			
	Register: RISC machines			gister set. Any	,		
	register can contain ei			•			
	Load-store architecture: The state of t	ne processor operates	on the data h	eld in registers			
	Separate load and sto		er data betwe	en the register			
	bank and external mer	•	1 1.1	.a			
	These design rules allow a RISC operate at higher clock speed.	processor to be sim	pler, and thu	s the core can			
	 Figure below shows the major difference of the state of t	erence between CISC	and RISC pr	ocessors CISC	9		
	emphasizes on hardware com		_				
	complexity.	1 2,	1	1			
		111	-	_	05		
	Microprocessor		Controller				
	Microprocessor is heart of Computer system.	Micro Controller is a hear		-			
	It is just a processor. Memory and I/O components have to be connected externally	Micro controller has exter internal memory and i/O		g with			
	Since memory and I/O has to be connected externally, the circuit becomes large.	Since memory and I/O are circuit is small.	e present internally	, the			
	Cannot be used in compact systems and hence inefficient	Can be used in compact sy efficient technique	stems and hence i	t is an			
	Cost of the entire system increases	Cost of the entire system i	s low				
	Due to external components, the entire power consumption is high. Hence it is not suitable to used with devices running on stored power like batteries.	Since external component consumption is less and c running on stored power l	an be used with de				
	Most of the microprocessors do not have power saving features.	Most of the micro controll like idle mode and power reduce power consumption	saving mode. This				
	Since memory and I/O components are all external, each instruction will need external operation, hence it is relatively slower.	Since components are internal instruction, h	ernal, most of the c ence speed is fast.	perations			
	Microprocessor have less number of registers, hence more operations are memory based.	Micro controller have mor the programs are easier to		ers, hence			



physically located nearer the ARM processor core and the slowest

Generally the closer memory is to the processor core, the more it costs and

secondary memory is set further away.

the smaller its capacity.

Main memory Secondary storage • PERIPHERALS • Embedded systems that interact with the outside world need some form of peripheral device. • Controllers are specialized peripherals that implement higher levels of functionality within the embedded system. • Memory controller: Memory controllers connect different types of memory to the processor bus. • Interrupt controller: An interrupt controller provides a programmable governing policy that allows software to determine which peripheral or device can interrupt the processor at any specific time.			
Write Read Register file Rd Result PC Rn A Rm B Acc Barrel shifter MAC ALU Address register Incrementer	[03]	CO2	L2
 An ARM core as functional units connected by data buses, as shown in Figure1, where, the arrows represent the flow of data, the lines represent the buses, and the boxes represent either an operation unit or a storage area. The instruction decoder translates instructions before they are executed. The ARM processor, like all RISC processors, uses a load - store architecture. Load instructions copy data from memory to registers, and conversely the store instructions copy data from registers to memory. There are no data processing instructions that directly manipulate data in memory. ARM instructions typically have two source registers, Rn and Rm, and a single destination register, Rd. Source operands are read from the register file using the internal buses A and B, respectively. The ALU (arithmetic logic unit) or MAC (multiply-accumulate unit) takes the register values Rn and Rm from the A and B buses and computes a result. Data processing instructions write the result in Rd directly to the register file. Load and store instructions use the ALU to generate an address to be held in the address register and broadcast on the Address bus. One important feature of the ARM is that register Rm alternatively can be 	[07]		
	Memory Size PERIPHERALS • Embedded systems that interact with the outside world need some form of peripheral device. • Controllers are specialized peripherals that implement higher levels of functionality within the embedded system. • Memory controller: Memory controllers connect different types of memory to the processor bus. • Interrupt controller: An interrupt controller provides a programmable governing policy that allows software to determine which peripheral or device can interrupt the processor at any specific time. • An ARM core as functional units connected by data buses, as shown in Figure1, where, the arrows represent the flow of data, the lines represent the buses, and the boxes represent either an operation unit or a storage area. • The instruction decoder translates instructions before they are executed. • The ARM processor, like all RISC processors, uses a load - store architecture. • Load instructions copy data from memory to registers, and conversely the store instructions copy data from registers to memory. • There are no data processing instructions that directly manipulate data in memory. • ARM instructions typically have two source registers, Rn and Rm, and a single destination register, Rd. Source operands are read from the register file using the internal buses A and B, respectively. • The ALU (arithmetic logic unit) or MAC (multiply-accumulate unit) takes the register values Rn and Rm from the A and B buses and computes a result. • Data processing instructions write the result in Rd directly to the register file. • Load and store instructions use the ALU to generate an address to be held in the address register and broadcast on the Address bus.	PERIPHERALS Embedded systems that interact with the outside world need some form of peripheral device. Controllers are specialized peripherals that implement higher levels of functionality within the embedded system. Memory controller: Memory controllers connect different types of memory to the processor bus. Interrupt controller: An interrupt controller provides a programmable governing policy that allows software to determine which peripheral or device can interrupt the processor at any specific time. Part Rend Rend Result Read Result Result	PERIPHERALS PERPHERALS Embedded systems that interact with the outside world need some form of peripheral device. Controllers are specialized peripherals that implement higher levels of functionality within the embedded system. Memory controller: Amony controllers connect different types of memory to the processor bus. Interrupt controller: An interrupt controller provides a programmable governing policy that allows software to determine which peripheral or device can interrupt the processor at any specific time. CO2 The interrupt controller and interrupt controller provides a programmable governing policy that allows software to determine which peripheral or device can interrupt the processor at any specific time. An ARM core as functional units connected by data buses, as shown in Figurel, where, the arrows represent the low of data, the lines represent the buses, and the boxes represent either an operation unit or a storage area. The instruction decoder translates instructions before they are executed. The ARM processor, like all RISC processors, uses a load - store architecture. Load instructions copy data from memory to registers, and conversely the store instructions copy data from memory to registers, and conversely the store instructions copy data from memory to registers, and conversely the store instructions copy data from memory to registers, and conversely the store instructions copy data from memory to registers, and conversely the store instructions typically have two source registers, Rn and Rm, and a single destination register, Rd. Source operands are read from the register file using the internal buses A and B, respectively. The ALU (arithmetic logic unit) or MAC (multiply-accumulate unit) takes the register values Rn and Rm from the A and B buses and computes a result. Data processing instructions write the result in Rd directly to the register file. Load and sore instructions were the ALU to generate an address to be held in the address register and broadcast on the Address bus

	to the register file using the Result bus. For load and store instructions the incrementer updates the address			
	register before the core reads or writes the next register value from or to the next sequential memory location			
• Ea	ch processor mode is either privileged or nonprivileged.		CO2	L2
• A	privileged mode allows read-write access to the cprs.	[05]		
• A	nonprivileged mode only allows read access to the control field in the cpsr			
	t allows read-write access to the conditional flags.			
	nere are seven processor modes : six privileged modes and one			
	nprivileged mode.			
	ne privilege modes are abort, fast interrupt request, interrupt request,			
	pervisor, system and undefined. The nonprivileged mode is user.			
	The processor enter abort mode when there is a failure to attempt to			
1.	access memory.			
2.	Fast interrupt request and interrupt request modes correspond to the			
	two interrupt levels available on the ARM processor.			
3.	Supervisor mode is the mode that the processor is in after reset and is			
	generally the mode that an operating system kernel operates in.			
4.	System mode is a special version of user mode that allows full read-write			
	access to the cpsr.			
5.	Undefined mode is used when the processor encounters an instruction			
	that is undefined or not supported by the implementation. User mode is			
	used for program and applications.			
r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 sp r14 ln r15 p	r14_fiq r14_irq r14_svc r14_undef r14_abt			
-	spsr_fiq spsr_irq spsr_svc spsr_undef spsr_abt core determines which instruction set is being executed. Three instruction sets:			
ARM, Thurstate. Thumb, and the state of ARM instructor Changes Jazelle execup the execup.	e core determines which instruction set is being executed. Three instruction sets: mb and Jazelle. ARM instruction set is only active when the processor is in ARM mb instruction set is only active in Thumb state. Intermingle of sequential ARM, if Jazelle instructions not allowed Jazelle J and Thumb T bits in the CPSR reflects the processor. If both J and T bits are 0, the processor is in ARM state and executes actions. (During power on) If the T bit is 1, then the processor is in Thumb state. States the core executes a specialized branch instruction. Extract 8-bit instructions. It is hybrid mix of software and hardware designed to speed aution of Java byte codes. It requires the Jazelle technology plus a specially modified the Java virtual machine. Note that the hardware portion of Jazelle only supports a grant place of Jazelle only supports and Jazelle only supports a grant place of Jazelle only supp	[05]		

	ARM and Thumb instruct	ion set features.				
	2	ARM ($cpsr T = 0$)	Thumb ($cpsr T = 1$)			
	Instruction size Core instructions Conditional execution ^a Data processing instructions Program status register Register usage	32-bit 58 most access to barrel shifter and ALU read-write in privileged mode 15 general-purpose registers +pc	16-bit 30 only branch instructions separate barrel shifter and ALU instructions no direct access 8 general-purpose registers +7 high registers +pc			
	^a See Section 2.2.6.	120	+ r mg. regions + pe			
	Jazelle instruction set featu	ires.				
	Jazell	$e\left(cpsr\ T=0,J=1\right)$	30			
		60% of the Java bytecodes are implerest of the codes are implemented				
memory. 1. Cache main me time with ARM ha combine	ARM core Logic and control ACCACHE PROVIDES A CACHE PROVIDES AND INTERPOLATION OF COMMENTS OF COMMEN	AMBA bus a overall increase in performance of the core and coated close to the core and or data. technologies, ARM provedictable real-time response a combination of caches are a combination of caches are combination of caches	face. block of fast memory processors can run for the nemory. It to the Von Neumann ache as shown in the filter ache ache ache ache ache ache ache ache	majority of the n-style cores. It gure 1 below. give predictable inistic. ry (TCM). cycles required both improved gram shows an	CO2	L.2
		CM D I		mory		
		AMBA bus interfac	CE UIIII			
	+	On-chip AMBA	bus	-		
•	Memory manageme Embedded systems of a method to help or		devices. It is usually ne	ecessary to have		

	 This ARN extern protes A Conserved Morninter The prove The instraction These deconserved 	normally used for small, simple emberom rogue applications. Memory protection unit (MPU) limited number of memory regions. It special coprocessor registers, and each permission but don't have a complex Memory management unit (MMU management hardware available on translation tables to provide fine-graining tables are stored in physical address map as we	y management hardware. If memory management hardware- no protection unit (MPU) providing limited (MU) providing full protection. Ind provides very little flexibility. It edded systems that require no protection employs a simple system that uses a These regions are controlled with a set of chargion is defined with specific access memory map. If the ARM. The MMU uses a set of ned control over memory, main memory and provide virtual to a saccess permission. MMU designed mathematically multitasking. It is of a core by extending the instruction to the ARM core via the coprocessor coup of dedicated ARM instructions that suction set by providing a specialized ARM instruction set to process vector ecode stage of the ARM pipeline. If the			
6	• The a 32 do r	if the coprocessor is not present or doe of takes an undefined instruction exception a comparison instructions are used 2-bit value. They update the cpsr flanot affect other registers.	to compare or test a register with ag bits according to the result, but ormation can be used to change	[10]	CO2	L3
	prog	gram flow by using conditional exe Syntax: <instruction> {<</instruction>				
	CMN	compare negated	flags set as a result of $Rn + N$			
	CMP	compare	flags set as a result of $Rn - N$			
	TEQ	test for equality of two 32-bit values	flags set as a result of Rn ^N			
	TST	test bits of a 32-bit value	flags set as a result of Rn & N			
	before the	imple shown below for CMP instruction of the execution of the instruction execution is 0 and after the execution of the instruction execution is 0.	n. The value of the z flag prior to			

• S	Similarly the TST in	POST ely a sunstruction. Fo	cpsr = nzcvqiFt_USER r0 = 4 r9 = 4 CMP r0, r9 cpsr = nZcvqiFt_USER btract instruction with the on is a logical AND opera or each, the results are in the cpsr.	ation and TEQ is	a		
MOVE	INSTRUCTIONS:				4*2.5	CO2	L
• It	t copies N into a de	stinatioi iis instru	n register Rd, where N is a action is useful for setting gisters.	•			
	Syntax: <	instruc	tion> { <cond>} {S} Rd,</cond>	N			
	MOV Move a 32-b	oit value ii	nto a register	Rd = N			
	MVN move the NO	OT of the	32-bit value into a register	$Rd = \sim N$			
	n the example show egister r5 and copie PRE POS	r5 = r7 = MOV	= 5 = 8 = r7, r5 ; let r7 = r = 5		of		
• A bi	ALU). A unique and powerful finary pattern in one of toositions before it enters	feature of the source s the ALU		ity to shift the 32-bit	:		
Mnemoni		Shift	Result	Shift amount y			
LSL LSR	logical shift left	XLSL y	$X \ll y$ (unsigned) $x \gg y$	#0–31 or <i>Rs</i> #1–32 or <i>Rs</i>			
	logical shift right arithmetic right shift	xLSR y xASR y	$(unsigned)x \gg y$ $(signed)x \gg y$	#1–32 or Rs #1–32 or Rs			
ASR	rotate right	xROR y	$((\text{unsigned})x \gg y) \mid (x \ll (32 - y))$				
ASR ROR	rotate right						

bit signed and unsigned values.

Syntax: <instruction>{<cond>} {S} Rd, Rn, N

ADC	add two 32-bit values and carry	Rd = Rn + N + carry
ADD	add two 32-bit values	Rd = Rn + N
RSB	reverse subtract of two 32-bit values	Rd = N - Rn
RSC	reverse subtract with carry of two 32-bit values	Rd = N - Rn - !(carry flag)
SBC	subtract with carry of two 32-bit values	Rd = Rn - N - !(carry flag)
SUB	subtract two 32-bit values	Rd = Rn - N

• In the following example, subtract instruction subtracts a value stored in register r2 from a value stored in the register r1. The result is stored in register r0.

 Logical instructions perform bitwise operations on the two source registers.

Syntax: $\langle \text{instruction} \rangle \{\langle \text{cond} \rangle\} \{S\} Rd, Rn, N$

AND	logical bitwise AND of two 32-bit values	Rd = Rn & N
ORR	logical bitwise OR of two 32-bit values	$Rd = Rn \mid N$
EOR	logical exclusive OR of two 32-bit values	$Rd = Rn ^ N$
BIC	logical bit clear (AND NOT)	$Rd = Rn \& \sim N$