USN					



## Department of AI-ML and AI-DS Internal Assessment Test 2 – August 2023

Sub:	Microcontroller & Embedded Systems	Sub Code:	21CS43					
Date:	08-08-23 Duration: 90 min's Max Marks: 50	Sem / Sec:	Sem / Sec: 4 <sup>th</sup>				OBE CO RBT	
	Answer any FIVE FULL Questions							
1.	Explain in detail branch instructions of ARM processor.			[	10]	CO2	L2	
2.	Discuss the Load Multiple register instructions of implementation with example.	ARM and D	viscuss the Si	tack [	10]	CO2	L2	
3.	Write an ALP to sort an array in ascending order using by with appropriate comments.	ubble sort for	ARM 7 contro	oller [	10]	CO2	L3	
4.	Discuss the C data types of embedded system and Loc program of "Checksum" with arguments passed and return	•		nple [	10]	CO1	L3	
5.	Discuss the classification and purpose of embedded system	n in detail.		]	10]	CO3	L2	
6.	Differentiate between General Computing and Embedded	system with 6	examples.	[	10]	CO3	L2	
7.	Differentiate between i. RISC and CISC ii. Harvard and	Von-Neumann	architectures	]	10]	CO3	L2	

USN					



### Department of AI-ML and AI-DS Internal Assessment Test 2 – August 2023

Sub:	Microcontroller & Embedded Systems							
Date:	08-08-23 Duration: 90 min's Max Marks: 50	Sem / Sec:		4 <sup>th</sup>		OE	BE	
	Answer any FIVE FULL Questions MARKS							
1.	Explain in detail branch instructions of ARM processor. [10]							
2.	Discuss the Load Multiple register instructions of implementation with example.	ARM and D	Discuss the S	tack	[10]	CO2	L2	
3.	Write an ALP to sort an array in ascending order using b with appropriate comments.	ubble sort for	ARM 7 contro	oller	[10]	CO2	L3	
4.	Discuss the C data types of embedded system and Loc program of "Checksum" with arguments passed and return	•		nple	[10]	CO1	L3	
5.	Discuss the classification and purpose of embedded syste	m in detail.			[10]	CO3	L2	
6.	Differentiate between General Computing and Embedded	system with	examples.		[10]	CO3	L2	
7.	Differentiate between i. RISC and CISC ii. Harvard and	Von-Neumani	n architectures		[10]	CO3	L2	

CI: CCI: HOD:



# Internal Assessment Test 2– August. 2023

Sub:	Micro	controller & Embedded	Systems			Sub Code:	21CS43	Branch:	AI-ML &	AI-DS
Date:	08-0	08-23 Duration:	90 Minutes	Max Marks: 5	0	Sem / Sec:	4 <sup>th</sup>		OBI	Е
			Scheme an	d Solution				MARKS	СО	RBT
1	•	A branch instruction of This type of instruction and loops. The change of execut address.	hanges the floor allows protion flow for tax: B{ <corrected bl{<corrected="" bx{<corrected="" bx}}<="" by="" td=""><td>ow of execution or ograms to have sub</td><td>cou</td><td>tines, if-then-</td><td>-else structures,</td><td>in items</td><td>CO2</td><td>L2</td></corrected>	ow of execution or ograms to have sub	cou	tines, if-then-	-else structures,	in items	CO2	L2
	В	branch	pc = lo	ibel						
	BL	branch with link	pc = 10 lr = ac	nbel idress of the ne	xt	instruction	after the BL			
	ВХ	branch exchange	pc = Rn	a & Oxfffffffe,	T = F	Rm & 1				
	BLX	branch exchange with	pc = Rn	nbel, T=1 n & Oxfffffffe, i ddress of the ne			after the BL			
	•	T refers to the Thumb When instruction set 7 The example shown instructions.	, the ARM s	witches to Thumb s forward branch. T  B forward ADD r1, r2, ADD r0, r6, ADD r3, r7,	The  d  , #  , #  , #	forward brar 4 2 4	nch skips three			
		subroutine subroutine subroutine subroutine subroutine subroutine MC The branch exchang Rm. It is primarily updated by the leas	register lr wat branches to subrill Print	vith a return address to a subroutine using outine ; br #5 ; co #0 ; if  code> lr ; re ction uses an absoluth to and from Thur bit of the branch reg	g the cancompanied of the	The example e BL instruct the to subroure rl with rl==5) then rn by moving address stored code. The T ber.	shows below a ion.  Itine  5  r1 = 0  pc = 1r  d in register it in the cpsr is			
	•	• Similarly, <b>branch exc</b> with the least signiaddress.								
2	•	Load-store multiple in the processor in a sing Rn pointing into mem	gle instructio					10	CO2	L2

 Multiple-register transfer instructions are more efficient from single-register transfers for moving blocks of data around memory and saving and restoring context and stacks

#### Syntax: <LDM|STM>{<cond>}<addressing mode> Rn{!},<registers>{^}

LDM	load multiple registers	$\{Rd\}^{*N} < - mem32[start\ address + 4^*N]\ optional\ Rn$
STM	save multiple registers	$\{Rd\}^{*N} \mathrel{->} mem32[start\ address+4^*N]\ optional\ Rn$

#### Addressing mode for load-store multiple instructions

 Table below shows the different addressing modes for the load-store multiple instructions.

Addressing mode	Description
IA	increment after
IB	increment before
DA	decrement after
DB	decrement before

#### Example:

#### mem32[0x8001c] = 0x04

PRE mem32[0x80018] = 0x03 mem32[0x80014] = 0x02

mem32[0x80010] = 0x01

r0 = 0x00080010

r1 = 0x000000000

r2 = 0x000000000

r3 = 0x000000000

LDMIA r0!, {r1-r3}

**POST** r0 = 0x0008001c

r1 = 0x00000001

r2 = 0x000000002

r3 = 0x00000003

 If LDMIA is replaced with LDMIB post execution the content of registers is shown below

r3 = 0x00000004

r2 = 0x00000003

r1 = 0x00000002

r0 = 0x8001c

#### STACK OPERATIONS

- The ARM architecture uses the load-store multiple instructions to carry out stack operations.
- The pop operation (removing data from a stack) uses a load multiple instruction; similarly, the push operation (placing data onto the stack) uses a store multiple

instruction.

- When you use a **full stack** (**F**), the stack pointer sp points to an address that is the last used or full location.
- In contrast, if you use an **empty stack** (**E**) the sp points to an address that is the first unused or empty location.
- A stack is either ascending (A) or descending (D). Ascending stacks grow towards higher memory addresses; in contrast, descending stacks grow towards lower memory addresses.
- Addressing modes for stack operation

Addressing mode	Description
FA	full ascending
FD	full descending
EA	empty ascending
ED	empty descending

- The LDMFD and STMFD instructions provide the pop and push functions, respectively.
- Example1: With full descending

**PRE** r1 = 0x000000002

r4 = 0x00000003

sp = 0x00080014

STMFD sp!, {r1,r4}

**POST** r1 = 0x000000002

r4 = 0x00000003

sp = 0x0008000c

# PRE Address Data | 0x80018 | 0x00000001 | | 0x80014 | 0x00000002 | | 0x80010 | Empty | | 0x8000c | Empty |




Figure: STMFD instruction full stack push operation.

Example 2: With empty descending

PRE r1 = 0x00000002 r4 = 0x00000003 sp = 0x00080010 STMED sp!, {r1,r4} POST r1 = 0x00000002

> r4 = 0x00000003sp = 0x00080008

	1								
	PRE	Address	Data	POST	Address	Data			
		0x80018			0x80018				
		0x80014			0x80014	0x00000002			
	sp →	0x80010 0x8000c	Empty		0x80010 0x8000c	0x00000003 0x00000002			
		0x80008	Empty Empty	sp →	0x80008	Empty			
		0.000000							
			Fig	ure: STM	IED instruc	ction empty stack push operation.			
3			CODE1,CODE,	READO	NLY			CO2	L3
		ENTRY	,=INPUT						
				; load the	e registers	r1 to r10 from memory r0			
		holding	starting address		C	•	[6+4]		
		LDR R0			٠,	1 . 10 .			
			starting address		e registers	r1 to r10 to memory r0			
			3,#9 ; R2=10 N		COUNT i	=9			
	OUTER L		ORT; R0 load t						
			3,R2; inner loc	p count j	=i				
	REPEAT 1	LDR R4,[R			1 :				
			ement from me 5,[R0] ; load ne:			memory pointer by 4			
			4,R5; compare						
		BLE SK							
						t than jump to label skip			
		SWP R5 SUB R0	5,R4,[R0]; othe	erwise sw	ap the elen	nents			
			,R0,#4 I,R5,[R0]						
		ADD RO							
	SKIP SUB		crease inner lo		j=j-1				
			3,#0; compare						
			EPEAT ; if j!= ( ;,#1 ; decrease o						
			2,#0 ; compare i		count 1—1	1			
		BNE OU	JTER; if i!=0 r		outer loop				
		STOP B							
		DCD 0X	DCD 0X11						
		DCD 0X							
		DCD 0X							
		DCD 0X							
		DCD 0X							
		DCD 0X							
		DCD 0X							
		DCD 0X							
			DATA1,DATA PACE 40	,READW	/RITE				
		END	PACE 40						
4	Compilers		d gcc use the	datatype	mappings	in Table for an ARM target. The		CO1	L3
	exceptiona	al case for t	type char is wo	rth notin	g as it can	cause problems when you are porting	[10]		
						ample is using a char type variable i as			
						i is unsigned for the ARM compilers as a warning in this situation: unsigned			
						ide switch to make char signed. For			
						ake char signed on gcc. The command			
	line option	-zc will ha	ive the same eff	ect with	armcc.				
i	1						1	I	, ,

	C compi	ler datatype mapping	ys.			
	C Data Type	Implementation	ı			
	char	unsigned 8-bit b	yte			
	short	signed 16-bit ha	lfword			
	int	signed 32-bit wo	ord			
	long long long	signed 32-bit wo				
the data packet c the following C c short checksum_v	ontains 16-bit values a		checksum. It is tempting to wr	ite		
{ unsigned int i; sh	ort sum = $0$ ;					
for $(i = 0; i < 64;$	i++)					
sum = (short)(sur	m + data[i]);					
return sum;						
}						
You may wonder	why the for loop body	doesn't contain the co	de			
sum += data[i];						
assigned to a sh	ort using an (implicit	or explicit) narrowii	is an integer and so can only g cast. As you can see in the instructions to implement to	he		
assigned to a sh	ort using an (implicit bly output, the comp	or explicit) narrowii		he		
assigned to a sh following assem	ort using an (implicit bly output, the comp checksum_v3	or explicit) narrowin iler must insert extra	ng cast. As you can see in to instructions to implement to	he		
assigned to a sh following assem	ort using an (implicit bly output, the comp checksum_v3 MOV	or explicit) narrowing or explicit) narrowing iler must insert extra r2, r0	ng cast. As you can see in to instructions to implement t	he		
assigned to a sh following assem	checksum_v3 MOV MOV	r2, r0 r0, #0 r1, #0	ng cast. As you can see in to instructions to implement to	he		
assigned to a sh following assem	ort using an (implicit bly output, the comp checksum_v3 MOV MOV MOV checksum_v3_	r2, r0 r0, #0 r1, #0 loop	ring cast. As you can see in the instructions to implement the instructions are in the instructions of the instructions are in the instructions are instructions are instructions are instructions.	he		
assigned to a sh following assem	checksum_v3 MOV MOV checksum_v3_ ADD	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1	rg cast. As you can see in to instructions to implement to implement to implement to implement to implement to implement to instructions to implement implement to implement to implement i	he		
assigned to a sh following assem	ort using an (implicit bly output, the comp checksum_v3 MOV MOV MOV checksum_v3_	r2, r0 r0, #0 r1, #0 loop	ring cast. As you can see in the instructions to implement the instructions are in the instructions of the instructions are in the instructions are instructions are instructions are instructions.	he		
assigned to a sh following assem	checksum_v3 MOV MOV checksum_v3_ ADD LDRH ADD CMP	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40	rg cast. As you can see in to instructions to implement to instructions it is a sum of the compare of the compare in the compare i	he		
assigned to a sh following assem	checksum_v3 MOV MOV checksum_v3_ADD LDRH ADD CMP ADD	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0	rg cast. As you can see in to instructions to implement to instructions it is a considered as a constant of the constant instruction in the constant in the co	he		
assigned to a sh following assem	checksum_v3 MOV MOV checksum_v3_ADD LDRH ADD CMP ADD MOV	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16	rg cast. As you can see in to instructions to implement to instructions it is a sum = 0; i = 0  ; r3 = &data[i]; r3 = data[i]; i++; compare i, 64; r0 = sum + r3	he		
assigned to a sh following assem	checksum_v3 MOV MOV checksum_v3_ADD LDRH ADD CMP ADD	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16	rg cast. As you can see in to instructions to implement to instructions it is a sum of the compare of the compare in the compare i	he		
assigned to a sh following assem	checksum_v3 MOV MOV MOV checksum_v3_ ADD LDRH ADD CMP ADD MOV MOV MOV BCC	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loo p	<pre>rg cast. As you can see in to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop</pre>	he		
assigned to a sh following assem narrowing cast:	checksum_v3 MOV MOV checksum_v3_ ADD LDRH ADD CMP ADD MOV MOV MOV MOV CMP ADD MOV	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loo p pc, r14	<pre>ing cast. As you can see in to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum</pre>	he he	CO3	T
assigned to a sh following assem narrowing cast:	checksum_v3 MOV MOV MOV checksum_v3_ ADD LDRH ADD CMP ADD MOV MOV MOV BCC	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loo p pc, r14	<pre>ing cast. As you can see in to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum</pre>	he	CO3	I
assigned to a sh following assem narrowing cast:	checksum_v3 MOV MOV checksum_v3 ADD LDRH ADD CMP ADD MOV MOV MOV Sification of embedded On generation On complexity & perf	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loop pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum</pre>	he he	CO3	I
assigned to a sh following assem narrowing cast:	checksum_v3 MOV MOV checksum_v3_ADD LDRH ADD CMP ADD MOV MOV MOV Sification of embedded On generation On complexity & perf	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loop pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum</pre>	he he	CO3	I
assigned to a sh following assemi narrowing cast:  The clas	checksum_v3 MOV MOV checksum_v3_ADD LDRH ADD CMP ADD MOV MOV MOV Sification of embedded On generation On complexity & perf On deterministic beha On triggering	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loop pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum</pre>	he he	CO3	I
assigned to a sh following assem narrowing cast:	checksum_v3 MOV MOV Checksum_v3_ADD LDRH ADD CMP ADD MOV MOV MOV Sification of embedded On generation On complexity & perf On deterministic beha On generation:	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loop pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum</pre>	he he	CO3	I
assigned to a sh following asseminarrowing cast:  The clase	checksum_v3 MOV MOV MOV Checksum_v3_ ADD LDRH ADD CMP ADD MOV MOV BCC  sification of embedded On generation On complexity & perf On deterministic beha On triggering On generation: First generation (1G): Built around 8bit micr	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loo p pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum illowing criteria's:</pre>	he he	CO3	I
assigned to a sh following asseminarrowing cast:  The clase	checksum_v3 MOV MOV Checksum_v3_ADD LDRH ADD CMP ADD MOV MOV BCC  sification of embedded On generation On complexity & perf On deterministic beha On triggering On generation: First generation (1G): Built around 8bit micr Simple in hardware cir	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loo p pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum illowing criteria's:</pre>	he he	CO3	I
assigned to a sh following asseminarrowing cast:  The clase  1.	checksum_v3 MOV MOV Checksum_v3 ADD LDRH ADD CMP ADD MOV MOV BCC MOV Sification of embedded On generation On complexity & perf On deterministic beha On triggering On generation: First generation (1G): Built around 8bit micr Simple in hardware cir Examples: Digital tele	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loo p pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum illowing criteria's:</pre>	he he	CO3	I
assigned to a sh following asseminarrowing cast:  The clase	checksum_v3 MOV MOV Checksum_v3 ADD LDRH ADD CMP ADD MOV MOV BCC MOV Sification of embedded On generation On complexity & perf On deterministic beha On triggering On generation: First generation (1G): Built around 8bit micr Simple in hardware ci Examples: Digital tele Second generation (20)	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loo p pc, r14 system is based on for	<pre>ing cast. As you can see in to instructions to implement to instructions to implement to  ; r2 = data ; sum = 0 ; i = 0  ; r3 = &amp;data[i] ; r3 = data[i] ; i++ ; compare i, 64 ; r0 = sum + r3  ; sum = (short)r0 ; if (i&lt;64) goto loop ; return sum illowing criteria's:</pre>	he he	CO3	I
assigned to a sh following asseminarrowing cast:  The clase  1.	checksum_v3 MOV MOV Checksum_v3 ADD LDRH ADD CMP ADD MOV MOV BCC MOV Sification of embedded On generation On complexity & perf On deterministic beha On triggering On generation: First generation (1G): Built around 8bit micr Simple in hardware cir Examples: Digital tele	r2, r0 r0, #0 r1, #0 loop r3, r2, r1, LSL #1 r3, [r3, #0] r1, r1, #1 r1, #0x40 r0, r3, r0 r0, r0, LSL #16 r0, r0, ASR #16 checksum_v3_loop pc, r14 system is based on for formance vior  oprocessor & microcorcuit & firmware develophone keypads. G): & 8-bit µc. ex & powerful than 1G	rg cast. As you can see in to instructions to implement to its instructions in the instruction instructions to implement to its instruction in the instruction instruction in the instruction i	he he	CO3	I

3.	Third generation (3G):			
•	Built around 32-bit $\mu p \square \& 16$ -bit $\mu c$ .			
	Concepts like Digital Signal Processors (DSPs), Application Specific			
Inton				
	rated Circuits(ASICs) evolved. Examples: Robotics, Media, etc.			
4.	Fourth generation:			
•	Built around 64-bit μp & 32-bit μc.			
•	The concept of System on Chips (SoC), Multicore Processors evolved.			
•	Highly complex & very powerful. Examples: Smart Phones.			
	On complexity & performance:			
1.	Small-scale:			
	Simple in application need			
	Performance not time-critical.			
	Built around low performance& low cost 8 or 16 bit μp/μc. Example: an			
	onic toy			
2.	Medium-scale:			
	Slightly complex in hardware & firmware requirement.			
	Built around medium performance & low cost 16 or 32 bit μp/μc.			
	Usually contain operating system.			
	Examples: Industrial machines.			
3.	Large-scale:			
J.	Highly complex hardware & firmware.			
	• • •			
	Built around 32 or 64 bit RISC μp/μc or PLDs or Multicore-Processors.			
	Response is time-critical.			
	Examples: Mission critical applications.			
	On deterministic behavior:			
	This classification is applicable for "Real Time" systems.			
	The task execution behavior for an embedded system may be deterministic or			
non- ເ	deterministic.			
	Based on execution behavior Real Time embedded systems are divided into			
	and Soft.			
	On triggering			
	Embedded systems which are "Reactive" in nature can be based on			
trigge				
	Reactive systems can be:			
	Event triggered			
	Time triggered			
PURI	POSE OF EMBEDDED SYSTEM			
1.	Data Collection/Storage/Representation			
	Embedded system designed for the purpose of data collection performs			
	sition of data from the external world.			
acqui	Data collection is usually done for storage, analysis, manipulation			
ല വേഷ് ്				
and tr	ransmission.			
	Data can be analog or digital.			
	Embedded systems with analog data capturing techniques collect data			
	ly in the form of analog signal whereas embedded systems with digital data			
collec	tion mechanism converts the analog signal to the digital signal using analog to			
	l converters.			
	If the data is digital it can be directly captured by digital embedded system.			
	A digital camera is a typical example of an embedded System with data			
_ collar	etion/storage/representation of data.			
.1	Images are captured and the captured image may be stored within			
	nemory of the camera. The captured image can also be presented to the user			
	gh a graphic LCD unit.			
2.	Data communication			
	Embedded data communication systems are deployed inapplications from			
comp	lex satellite communication to simple home networking systems.			
	The transmission of data is achieved either by a wire-lin medium or by a			
_	less medium. Data can either be transmitted by analog means or by digital			
mean				
	Wireless modules-Bluetooth, Wi-Fi.			
	Wire-line modules-USB, TCP/IP.			
	Network hubs, routers, switches are examples of dedicated data transmission			
amba	dded systems	l	1	ĺ

	3.	Data signal processing				
		Embedded systems with signal p	rocessing functionalities are employed	in		
	applicati	ons demanding signal processing	like speech coding, audio video code	ec,		
	transmis	sion applications etc.				
			xample of an embedded system employi			
	data pro	cessing. Digital hearing aid improve	es the hearing capacity of hearing impair	ed		
	person.					
	4.	Monitoring				
			g under the medical domain are w			
		Č Č	nachine is intended to do the monitoring	of		
	the hear	beat of a patient but it cannot impo				
		1	function are digital CRO, digital mul	t1-		
	meters, a	and logic analyzers. Control				
	<b>J.</b> □		lity contains both consons and control	- Ma		
	Concord		ality contains both sensors and actuate			
			or capturing the changes in environmen output port are controlled according to t			
		in the input variable.	output port are controlled according to t	110		
			ontrol the room temperature to a specifi	ed		
	limit is a	typical example for CONTROL pu		Cu		
	6.	Application specific user interface				
			s, bells, display units etc are applicati	on		
	specific	user interfaces.	,			
		Mobile phone is an example of app	olication specific user interface.			
		In mobile phone the user interfac	e is provided through the keypad, syste	em		
	speaker,	vibration alert etc.				
6		System and the General purpos	se computer are at two extremes. Th	e	CO3	L2
			task whereas as per definition the genera			
	purpose compu	ter is meant for general use. It ca	task whereas as per definition the general be used for playing games, watchin	g		
	purpose compu movies, creatin	ter is meant for general use. It can g software, work on documents or	task whereas as per definition the general name be used for playing games, watching spreadsheets etc. Following are certain	g n		
	purpose compu movies, creatin specific points	ter is meant for general use. It can g software, work on documents or	task whereas as per definition the general be used for playing games, watchin	g n		
	purpose compu movies, creatin specific points computers:	ter is meant for general use. It can g software, work on documents of that differentiates between em	task whereas as per definition the general be used for playing games, watching spreadsheets etc. Following are certain bedded systems and general purpose	g n		
	purpose compu movies, creatin specific points	ter is meant for general use. It can g software, work on documents or	task whereas as per definition the general name be used for playing games, watching spreadsheets etc. Following are certain	g n		
	purpose compu movies, creatin specific points computers:	ter is meant for general use. It can ge software, work on documents of that differentiates between em	task whereas as per definition the general be used for playing games, watching spreadsheets etc. Following are certain bedded systems and general purpose	g n		
	purpose compu movies, creatin specific points computers:	ter is meant for general use. It can be software, work on documents of that differentiates between em  General Purpose Computer  It is combination of generic hardware and a	task whereas as per definition the general purpose task whereas tas	g n		
	purpose compu movies, creatin specific points computers:	ter is meant for general use. It can be software, work on documents of that differentiates between em  General Purpose Computer  It is combination of generic hardware and a general purpose OS for	task whereas as per definition the general note used for playing games, watching spreadsheets etc. Following are certain bedded systems and general purpose  Embedded system  It is combination of special purpose hardware and embedded OS for executing	g n		
	purpose compu movies, creatin specific points computers:	ter is meant for general use. It can be software, work on documents of that differentiates between em  General Purpose Computer  It is combination of generic hardware and a general purpose OS for executing a variety of	task whereas as per definition the general purpose task whereas tas	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purpose the system and general purpose the system	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purpose that is combination of special purpose that is combination of special purpose hardware and embedded OS for executing specific set of applications.	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general note used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose  Embedded system  It is combination of special purpose hardware and embedded OS for executing specific set of applications  It may or may not contain operating system.	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purpose and be used for playing games, watching spreadsheets etc. Following are certain bedded systems and general purpose bedded system  It is combination of special purpose hardware and embedded OS for executing specific set of applications  It may or may not contain operating system.  Applications are non-alterable	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purpose to be used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose to be purpose to b	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purpose and be used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose bardware and embedded OS for executing specific set of applications  It may or may not contain operating system.  Applications are non-alterable by the user.  Application specific	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purpose to be used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose to be purpose to b	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations  Key factor	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purpose and be used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose bardware and embedded OS for executing specific set of applications  It may or may not contain operating system.  Applications are non-alterable by the user.  Application specific	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations  Key factor  Power Consumpti	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general purse and be used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose.  Embedded system  It is combination of special purpose hardware and embedded OS for executing specific set of applications  It may or may not contain operating system.  Applications are non-alterable by the user.  Application specific requirements are key factors.	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations  Key factor  Power Consumption	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general puse and be used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose.  Embedded system  It is combination of special purpose hardware and embedded OS for executing specific set of applications.  It may or may not contain operating system.  Applications are non-alterable by the user.  Application specific requirements are key factors.  Less	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations  Key factor  Power Consumption  Response	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general pused for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose.  Embedded system  It is combination of special purpose hardware and embedded OS for executing specific set of applications.  It may or may not contain operating system.  Applications are non-alterable by the user.  Application specific requirements are key factors.  Less  Critical for some	g n		
	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations  Key factor  Power Consumption	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general puse and be used for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose.  Embedded system  It is combination of special purpose hardware and embedded OS for executing specific set of applications.  It may or may not contain operating system.  Applications are non-alterable by the user.  Application specific requirements are key factors.  Less	g n se		
7	purpose compumovies, creatin specific points computers:  Criteria  Contents  Operating System  Alterations  Key factor  Power Consumption  Response	ter is meant for general use. It can be software, work on documents of that differentiates between emerged that differentiates between eme	task whereas as per definition the general pused for playing games, watching spreadsheets etc. Following are certain abedded systems and general purpose.  Embedded system  It is combination of special purpose hardware and embedded OS for executing specific set of applications.  It may or may not contain operating system.  Applications are non-alterable by the user.  Application specific requirements are key factors.  Less  Critical for some	g n	CO3	L2

SC .	sc
Complex Instruction Set Computing It contains greater number of instructions. Instruction pipelining feature does not exist. Non-orthogonal set(all instructions are not allowed to operate on any register and use any addressing mode. Operations are performed either on registers or memory depending on instruction. The number of general purpose registers are very limited. Instructions are like macros in C language. A programmer can achieve the desired functionality with a single instruction which in turn provides the effect of using more simpler single instruction in RISC.	Reduced Instruction Set Computing It contains lesser number of instructions. Instruction pipelining and increased execution speed. Orthogonal instruction set (allows each instruction to operate on any register and use any addressing mode. Operations are performed on registers only, only memory operations are load and store. A larger number of registers are available.