USN

# Third Semester B.E. Degree Examination, Dec.2023/Jan.2024 **Computer Organization**

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

# Module-1

What processor clock? Explain basic performance equation.

(06 Marks)

- What is SPEC rating? Explain how the overall computer SPEC rating will be computed? (06 Marks)
- What are two ways that byte addresses can be assigned across words? Explain with neat (08 Marks) diagram.

What is addressing mode? Explain with example, important addressing modes found in (10 Marks) modern processors.

Using indirect addressing, write the assembly language code to perform the following: The addresses of the memory locations containing the n-numbers represented as NUM1, NUM2, ...., NUMn and Add instruction used to add each number to the register Ro and then final SUM is placed in the memory location SUM. (10 Marks)

## Module-2

- With neat diagram, explain how a single interrupt request line may be used 70 serve 3 a. (06 Marks) n-devices.
  - What is vectored interrupts? Explain with neat diagram, implementation of interrupt priority using individual interrupt request and acknowledge lines. (06 Marks)
  - What is exception? Describe the different kinds of exceptions. C.

#### (08 Marks)

# OR

What are Bus-Master and bus arbiter? Describe any one approaches of bus arbitration. 4 a. (06 Marks)

- What is PCI bus? What are the important features of PCI bus? List and explain different data transfer signals on the PCI bus.
- Describe the sequence of events that takes place, when the processor sends a command to (06 Marks) the SCSI controller.

# Module-3

- What is synchronous DRAM? With neat diagram, explain the structure of an SDRAM? Give 5 the timing diagram for a typical burst read of length 4 in an SDRAM.
  - b. Design and explain the memory chip that can have an internal organization of a  $1K \times 1$ (08 Marks) memory chip.

#### OR

- 6 a. With neat diagram, discuss the possible methods for specifying where memory blocks are placed in the cache memory.

  (10 Marks)
  - b. What is memory interleaving? With neat diagram describe the two methods of memory interleaving.

    (06 Marks)
  - c. Define the following terms:
    - i) Average access time
    - ii) The hit rate and miss rate
    - iii) The miss penalty.

(04 Marks)

### Module-4

7 a. Design and implement 16-bit carry-look ahead adder using 4-bit adder blocks. (08 Marks)

b. Give the block diagram showing the hardware arrangement for sequential multiplication, which performs multiplication by using a single n-bit adder. Hence compute the multiplication for the given multiplicand M: 1101 and multiplier Q: 1011. (12 Marks)

### OR

8 a. Give circuit arrangement for binary division. Explain the restoring division algorithm for n-bit positive divisor M and n-bit positive dividend Q. (08 Marks)

b. Perform the integer division using non-restoring-division algorithm given divisor M and n-bits and dividend n-bits. (06 Marks)

c. Describe the IEEE standard floating point formats for, single precision and double precision.
(06 Marks)

# Module-5

9 a. With neat block diagram describe a three-bus structure used to connect the registers and the ALU of a processor. Give sequence of control instructions to perform Add R<sub>4</sub>, R<sub>5</sub>, R<sub>6</sub>.

(10 Marks)

b. What is micro programmed control? Describe the micro routine for the instruction Branch < 0. (10 Marks)

#### )R

# CMRIT LIBRARY

10 a. What is pipe lining? Explain the operation of four stage pipeline. (10 Marks

b. What is the purpose of control unit? With neat block diagram, explain the hardwired control unit in detail. (10 Marks)

\* \* \* \* \*