

21CS34

Third Semester B.E. Degree Examination, Dec.2023/Jan.2024 Computer Organization and Architecture

Time: 3 hrs

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- With a neat diagram, explain basic operational concepts of a computer. (10 Marks) 1
  - Define the basic performance equation. Summarize the measures to improve the b. (05 Marks) performance.
  - Explain the overall SPEC rating for the computer in a programming suit. (05 Marks)

- What is addressing mode? Explain different types of addressing mode with examples. 2 a. (10 Marks)
  - Show the big and little endian assignments for the number 22354456. (05 Marks) b.
  - Explain with basic types of the instruction formats to carry our  $c \leftarrow [A] + [B]$ . (05 Marks)

Module-2

- Illustrate a program that reads one line from the keyboard, stores in memory buffer, and 3 (05 Marks) echoes it back to the display in an I/O interfaces.
  - b. Explain the following with respect to interrupts:
    - Interrupt Nesting (i)
    - Simultaneous requests

(10 Marks)

Define exception. Explain two kinds of exception.

(05 Marks)

OR

- With a neat diagram, explain the centralized arbitration scheme and distributed bus (10 Marks) arbitration scheme.
  - b. With a neat timing diagram, illustrate the asynchronous bus data transfer during an input (05 Marks) operation. Use Handshake scheme. (05 Marks)
  - c. With neat diagram, explain how to connect keyboard to processor.

Module-3

- With a neat diagram, explain the organization of a 2M  $\times$  32 memory module using 512K  $\times$  8 (10 Marks) static memory chips.
  - (05 Marks) b. Explain different types of non volatile memories.
  - Explain with a neat block diagram of memory hierarchy in a contemporary computer system indicating variation of size, speed and cost per bit in the hierarchy. (05 Marks)

- Briefly explain any two mapping function used in cache memory. (10 Marks) 6 a.
  - With a diagram, explain how virtual memory address is translated. (05 Marks) b.
  - Calculate the average access time experienced by a processor, if a cache hit rate is 0.88, miss penalty is 0.015 millisec and cache access time is 10 micro seconds. (05 Marks)

Module-4

7	a.	Convert the following numbers into signed 5 bit numbers and add them. Also, tell wheth	ier
		overflow has occurred or not. (i) $13, 5$ (ii) $-15, -7$ (05 Mark	

b. Explain with diagram the design and working of 16 bit carry look ahead adder built from 4-bit adders. (10 Marks)

c. Solve the following using sequential circuit binary multiplier: (i)  $11 \times 13$  (ii)  $12 \times 9$  (05 Marks)

OR CMRIT LIBRAN

a. With a neat diagram, explain single bus organization of computer. BANGALORE - 560 US/ (10 Marks)

b. List out the actions needed to execute the instruction Add (R3), R1. Write the sequence control steps for the execution of the same. (05 Marks)

c. Explain with a neat diagram, micro-programmed control unit method for design of control unit.

(05 Marks)

## Module-5

9 a. Explain pipelining processing with example.

b. Explain processor with multiple functional units.

c. Explain arithmetic pipeline.

(10 Marks)

(05 Marks)

## OR

10 a. Explain four segment instruction pipeline.
b. Explain SIMD array processor.
c. Explain vector processing.
(10 Marks)
(05 Marks)

\* \* \* \*