

15EC53

Fifth Semester B.E. Degree Examination, Dec.2023/Jan.2024 Verilog HDL

Max. Marks: 80 Time: 3 h

Answer any FIVE full questions, choosing ONE full question from each module.

| | 14 | ote: Answer any 11v E jun questions, enough of 12 jun question from each mod | |
|---|----|--|------------|
| | | Module-1 | |
| 1 | a. | Explain the design flow of VLSI IC circuit steps with a neat flow chart. | (08 Marks) |
| | b. | List the useful features of verilog HDL for hardware design. | (05 Marks) |
| | c. | Explain the importance of HDL compared to traditional schematic based design. | (03Marks) |
| | | OR | |
| 2 | a. | Explain TOP-down methodology applying to design of 4 bit Ripple carry counter. | (08 Marks) |
| | b. | Explain the components of simulation. | (08 Marks) |
| | | Module-2 | |
| 3 | a. | With a neat block diagram, explain the components of verilog module. | (06 Marks) |
| | b. | Explain the following data types with an example in verilog: | |
| | | i) Nets ii) Register iii) Integers iv) Real v) Time Register. | (10 Marks) |
| | | OR | |
| 4 | a. | Explain the port connection rules. | (06 Marks) |

Explain the two methods of connecting ports to external signals with an example. (10 Marks) Module-3

Discuss on And/Or Gates with respect to logic symbols, gate instantiation and truth tables. (08 Marks) Design AOI based 4:1 multiplexer, write verilog description for the same and its stimulus.

(08 Marks)

(04 Marks) List the characteristics of continuous assignments. Write the verilog description of 4 bit full adder using dataflow operators and with carry look (06 Marks) ahead mechanism. (06 Marks) Discuss briefly available gate delays in verilog

Describe multiway branching using case, case X, case Z with example. (09 Marks) Write Behavioral modeling for 4:1 MUX using case statement. (07 Marks)

Describe while, for, forever statements in verilog with syntax. (09 Marks) Write behavioral modeling for 4 bit counter program in verilog. (07 Marks)

> Module-5 BANGALORE - 560 037

Explain the synthesis process with a block diagram. (08 Marks) Write a VHDL program for two 4-bit comparator using data flow description. (08 Marks)

Explain the declaration of constant, variable and signal in VHDL with example. (08 Marks) (08 Marks) Write a VHDL program for half adder in behavioral description.