17EC53

Fifth Semester B.E. Degree Examination, Dec.2023/Jan.2024 Verilog HDL

Max. Marks: 100 Time: 3 hrs

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- Explain the process of VLSI IC designing using typical flow diagram. (10 Marks) Explain briefly the importance of HDL. (05 Marks)

Explain component instance with an example. (05 Marks)

OR

- Explain the design methodologies with an example for each. (12 Marks)
 - (08 Marks) Explain the various abstraction levels used in verilog HDL.

Module-2

- Explain the following lexical conventions with an example for each. 3
 - i) Comments
 - **Operators** ii)
 - iii) Identifiers
 - Keywords iv)
 - (10 Marks) v) Escaped identifiers. (10 Marks)
 - Explain the following data types with an example for each.

OR

- Explain the components of verilog module with neat block diagram and an example of SR (10 Marks)
 - Explain the various port connection rules with a neat diagram and an example. (06 Marks) (04 Marks)
 - Explain illegal port connection with an example.

Module-3

- Define the different types of gate delays and explain delay specifications in verilog with an 5 (10 Marks) example for each delay specification.
 - b. A 2 input XOR gate can be built from my_and, my_or and my_not gates. Construct an XOR module in verilog that realizes the logic function, $\overline{Z} = x\overline{y} + \overline{x}y$. Inputs are x and y, and z is the output. Write a stimulus module that exercise all four combination of x and y inputs. (10 Marks)

- Explain the equality operators with examples for all possible output conditions. (10 Marks)
 - Write a verilog description for 4:1 multiplexer using conditional operator in dataflow (10 Marks) abstraction combinations of inputs.

Module-4

- Explain the structured procedure with suitable examples for each. (10 Marks)
 - Write a Verilog code for one bit comparator using if else if statement and a stimulus module that exercises all combinations of inputs. (10 Marks)

OR

- 8 a. Explain the following with suitable examples
 - i) Blocking assignments
 - ii) Non-blocking assignment

(10 Marks)

- b. Explain the following loops with examples:
 - i) While ii) For iii) Forever CMRIT LIBRARY

(10 Marks)

BANGALORE - 560 037

Module-5

- 9 a. Explain the synthesis, optimize and fitting the design process with a neat diagram. (10 Marks)
 - b. Explain the following with examples:
 - i) Constants
 - ii) Signals
 - iii) Variables

(10 Marks)

OR

10 a. Explain the relationship between entity and architecture in VHDL with an example.

(10 Marks)

- b. What is an attribute? State the following attributes with an example for each:
 - i) 'left
 - ii) 'right
 - iii) 'high
 - iv) 'low
 - v) 'length
 - vi) 'range

(10 Marks)