



IAT-03

2

Rise time: It is the time taken to rise the voltage from to high
⇒ It is usually from 20% to 80% of the total voltage value in the graph.
⇒ It can also be from 10% to 90%.

Fall time: It is the time taken by the inverter to fall from high voltage to low voltage of a CMOS.
* It is usually from 80% to 20% of the total voltage value in the graph.
* But it can also be from 90% to 10%.

3



RC delay model shows a transient behaviour in the graph.

If we assume the transient function, the equation would be

$$H(s) = \frac{1}{1 + sRC} \rightarrow \textcircled{1}$$



On applying the Inverse Laplace transform, the equation would be;

$$V_y(t) = V_{DD} \cdot e^{-t/\tau} \rightarrow (2)$$

where $\tau = RC$

For 1st order system, if we consider at $\frac{1}{2}$ time of V_{DD} , it's equal. Then;

$$V_y(t) = \frac{V_{DD}}{2} \rightarrow (3)$$

on substituting further in equations, we come across propagation delay P_{dt} time. we can substitute this in place of t .


$$\frac{V_{DD}}{2} = V_{DD} \cdot e^{-t/RC} \rightarrow (4)$$

on further simplification;

$$P_{dt} = RC \ln 2 \rightarrow (5)$$

$$P_{dt} \propto RC \rightarrow (6)$$


propagation delay is directly proportional to the product RC .




1

$$F = AB + CD$$


①




②




③



④




⑤



10



Q



- 1) Initially the code that is in gate-level description will be converted into RTL Schematic.
- 2) It is the initial & first step in logic verification.
- 3) Once it's converted, it can then be proceeded further to other schematic which ranging from text languages to high level languages like (C).
- 4) It can also use hardware descriptive languages like HDL, Verilog, etc.

Logic Verification principles

① Testing vectors:

- * They form the patterns.
- * These patterns are then fed into the inputs.
- * Then they are trained together with outputs.
- * Once it's trained, we can expect it to work on other inputs that are received by the IC.
- * This is a basic principle on which other principles are based.

② Test bench or Harnessness.

- * They are usually written in Veri code.
- * It take testing vectors as inputs along with it's own inputs.
- * They are together trained & continued to further steps.
- * These are like a bits of operations around IC that needs to produce a correct output.
- * It's like a cluster of many vectors or circuits under test.
- * These clusters are harnessed around the circuit for testing.




③ Double-checking:

- * This includes many testbenches for simulation & testing.
- * It's like checking the outputs by comparing them with the expected ones.
- * They are usually associated with Unix or Linux systems.

④ Bug Testing

- * It finds all the errors in the above process.
- * It finds the areas of problem and how big is the error or problem is.
- * It gives an overall report of the problems that needs to be worked on.



IAT-3

14 Logical effort is a ratio of input capacitance of a gate to the input capacitance of inverters which at the same output.

HD - CMOS Inverter


CMOS inverter is given by

$$\beta > 1$$

$$\beta_p > \beta_n$$

$$\left(\frac{W}{L}\right)_p > \left(\frac{W}{L}\right)_n$$

93



INTERNAL TEST



In normal unbuffered transmitter by

$$W_{psm} = 2 \text{ and } W_{nmw} = 1$$

But since in HP-1 low overdrive contribution by downing of nmos transistor.

$$W_{psm} = 2 \text{ \& } W_{nmw} = 1/2$$

Here, nmos value is scaled by factor 2 to counter downing nmos transistor



→ The propagation delay is a time delay from the waveform of the input crossing 50% to the output crossing 50% is called propagation delay.

$$T_{pd} = t_{pd} + t_{pd}$$

→ Rise Time (t_r)

Rise time is given by when in the waveform when it rises from 20% to 80% in a steady state of waveform is called Rise time (t_r)

→ Fall time (t_f)

Fall time is given by when in the waveform when it falls from 80% to 20% in a steady state of its form is called fall time (t_f)

* Here in the given form as shown the propagation delay is compared between input and output waveform where t_{pd} is propagation delay for rise time and t_{pd} is a propagation delay for fall time out input data.





* Volt falls from 0.8V to 0.2V the t_f that delay fall time 0.6V is dropped and Volt start to increase from 0.2V to 0.8V again delay rise time of a CMOS inverter.



INTERNAL TEST

4y


$P = AB + CD$



Bubble pushy

5) Stable RAM is a type of ram or a temporary storage device which is used to store data even after the power is been cut. but it needs to refresh continuously.

3 stable RAM circuit




- * In 3RAM stable RAM circuit 1 transistor is used for storing
- * Other 2 transistors are used for reading and writing data that is WP and RD.
- * WP and RD are the two control lines in 3 stable RAM
- * An externally one nmos or CMOS circuit should be connected to the BUS line
- * When t_1 and t_2 are ON the RAM will write the data

INTERNAL TEST

- * when t_1 and t_3 are the same will read the data from memory.
- * $RD = \text{low}$, the BUS line will connected to low and t_2 will be 0
- * $WR = \text{high}$ the BUS line will pass through t_1 which acts as pass transistors
- * $WR = RD = \text{low}$ both t_1 and t_3 will be short and only t_2 will conduct.

6)

Logic verification principles





INTERNAL TEST

- * The verification is the main and first process in the designing logical circuit.
- * The verification factor in a circuit depends on the RPL factor as it is a logic based.

The verification principles are given by

- * Test vector
- * Test bench and harness
- * Regression test
- * Bug tracking

→ Test vector :- Test vector is a principle where the input is given to it and it already has the output from the system. It will analyse the inputs given to it and also compare output from the inputs given with the output already there. It acts as a binary model which takes keep on getting updated the outputs based on inputs.

→ Test bench and harness :- Test bench and harness is a HDL code and wrapped around a test vector. It will do the same process as test vector but in a larger capacity. here it will also consider the output from test vector and also compute its own output. harness means in a larger capacity with more accuracy.



16/12/21

→ Regression test :- This is high level language script where it is a code to output, gets level verified to PPL verification and also consider the output from test bundle and analyse both outputs and give the final values.

→ Bug tracking :- Bug tracking is a process where it will try to find out the error or log value, it will give the accurate location of error and also give the explanation why the error occurred and also suggest to correct error.