2 Marks

Efficient Register Allocation:



Internal Assessment Test 2 – JULY 2024- SCHEME

1	MICRO	OCON	TROLL	ERS	2024- 501	1121111	Sub	DGG 402	D .	T_~	ar.	
ub:							Code:	BCS402	Branch:	nch: CSE		
ate:	10/07	0/07/24 Duration: 90 mins Max Marks: 50 Sem / Sec: IV Sem A/					m A/B/C		OBE			
			<u>A</u>	nswer any FIV	E FULL Ques	stions		N	IARKS		СО	RB
. a) E	Explain h	ow Reg	gisters are	e allocated to op	otimize the prog	gram.				6]	CO3	L
4	4 Marks:											
П	The comp	iler att	empts to	allocate a proce	essor register to	each	local variabl	e you use in				
a	C function	on. It v	will try to	use the same re	egister for differ	rent lo	ocal variable	s if the use of	the			
V	ariables o	do not	overlap. \	When there are	more local vari	ables	than availab	le registers, the	e			
c	compiler s	stores t	he excess	variables on th	ie processor sta	ck. Tl	hese variable	s are called sp	illed			
C	or swappe	d out v	variables s	since they are w	ritten out to me	emory	(in a simila	r way virtual				
n	nemory is	s swap	ped out to	disk). Spilled	variables are slo	ow to	access comp	ared to variab	les			
a	illocated t	o regis	sters.									
7	Γo implen	nent a	function (efficiently								
		, , th , , ,	م مامسید	famillad vaniahl								
				f spilled variabl portant and frec		d vari	ables are sto	red in registers	3			
			,		. ,			S				
	Table 5.3	C compile	er register usage.				_					
		Register	Alternate register	ATTROS assistantes								
		number r0	a1	ATPCS register usage Argument registers. These			_					
		r1 r2	a2 a3	function return. A funct	ion may corrupt these regi	isters and						
		r3 r4	a4 v1	use them as general scra General variable registers.	tch registers within the fun The function must preserve		2					
		r5	v2 v3	values of these registers.								
		r6 r7	νd									
		r8	1/5									
		r9	v6 sb	position independence (R	ept when compiling for rea (WPI). Then r9 holds the s	ad-write	2					
		r10	v7 sl	General variable register. T value of this register exc	ess of the read-write data. The function must preserve the ept when compiling with s the stack limit address.							
		т11	v8 fp	General variable register. T value of this register exc		a frame	2					
		r12	ip	A general scratch register t	hat the function can corru er for function veneers or o	pt. It is						
		r13 r14		The stack pointer, pointing The link register. On a fun								
				address.	and modern the let							
		r15	рc	The program counter.			_					
	The regist	er kom	word in C	hints that a sa	mniler chould o	110004	e the given t	zariable to				
	_	-		Chints that a co rent compilers t	_		-		nt			
	_			rent compilers (•							
				that you avoid	•	-	•					
			on routine	-	asing register t	10	1, 011 the COI	iipiioi o nomik	**			
ľ	6 41											I

			1			
	Try to limit the	number of lo	cal variables in the internal loop of functions to 12. The			
			locate these to ARM registers			
			as to which variables are important by ensuring these			
			innermost loop.			
1. b)		ad/store instru	ction classes available in ARM architecture .Explain the actions	[4]	CO3	L2
	Load and store Action for each		2 M			
	Load and store	instructions by	ARM architecture.			
	Architecture	Instruction	Action			
	Pre-ARMv4	LDRB	load an unsigned 8-bit value			
		STRB	store a signed or unsigned 8-bit value			
		LDR STR	load a signed or unsigned 32-bit value store a signed or unsigned 32-bit value			
	ARMv4	LDRSB	load a signed 8-bit value			
	5.570.701.70	LDRH	load an unsigned 16-bit value			
		LDRSH	load a signed 16-bit value			
	10000000	STRH	store a signed or unsigned 16-bit value			
	ARMv5	LDRD	load a signed or unsigned 64-bit value			
		STRD	store a signed or unsigned 64-bit value			
2 a)	_	-	sed for passing function arguments in ARM-Thumb Procedure a proper example.	[6]	CO3	L2
	Jan Sandard	(-111 00) "III	FF			
	Explanation -	4 M				
	Digram- 2 M					
	•	integer argum	ents are passed in the first four ARM registers: r0, r1, r2, and			
			nents are placed on the full descending stack, ascending in			
	_		teger values are passed in r0.			
	This description	on covers only	integer or pointer arguments. Two-word arguments such as			
	long long or double are passed in a pair of consecutive argument registers and returned in					
	~ ~	•	ss structures in registers or by reference according to			
	command line		· · · · · · · · · · · · · · · · · · ·			
	sp + 16 Argument 8					
		rgument 8				
		rgument 6				
		rgument 5				
		rgument 4				
	_					
		rgument 3				
		rgument 2				
		rgument 1				
	r0 Ar	rgument 0 Return v	value			
	The first point	to note about	the procedure call standard is the four-register rule. Functions			
	_		s are far more efficient to call than functions with five or more			
		arguments. For functions with four or fewer arguments, the compiler can pass all the				
	_	arguments in registers. For functions with more arguments, both the caller and callee must				
	-	access the stack for some arguments. Note that for C++ the first argument to an object				
			This argument is implicit and additional to the explicit			
			on needs more than four arguments, or your C++ method has			
			iments, then it is almost always more efficient to use structures.			
i l						
			· ·			
	Group related	arguments into	o structures, and pass a structure pointer rather than multiple is are related will depend on the structure of your software.			


2.b)	Describe loop unrolling. How can you overcome the loop-overhead using loop unrolling.	[4]	CO3	L2
	Loop unrolling- 2M			
	How to overcome overhead - 1M			
	Example - 1M			
	Each loop iteration costs two instructions in addition to the body of the loop: a subtract to decrement the loop count and a conditional branch.			
	We call these instructions the loop overhead. On ARM7 or ARM9 processors the subtract takes one cycle and the branch three cycles, giving an overhead of four cycles per loop. You can save some of these cycles by unrolling a loop—repeating the loop body several			
	times, and reducing the number of loop iterations by the same proportion.			
	Example: The following code unrolls our packet checksum loop by four times. We assume that the number of words in the packet N is a multiple of four. int checksum_v9(int *data, unsigned int N)			
	int sum=0;			
	do 1			
	{ sum += *(data++);			
	sum += *(data++);			
	sum += *(data++);			
	sum += *(data++);			
	N -= 4;			
	} while (N!=0);			
	return sum;			
3 a)	Identify the issues encountered when porting C code to ARM.	[5]	CO3	L3
	Any 5 issues with explanation- 5 M			
	The char type			
	The int type.			
	Unaligned data pointers			
	Endian assumptions			
	Function prototyping			
	Use of bit-fields			
	Use of enumerations			
	Inline assembly			
	The volatile keyword.			
3. b)	Define Pointer aliasing. Analyze the concept of pointer-aliasing by using the code given	[5]	CO3	L4
	below. void timers_v1(int *timer1, int *timer2, int *step)			
	*timer1 += *step; *timer2 += *step;			
	}			
	Definition: 1 M Analysis of the code - 4 M			
	Two pointers are said to alias when they point to the same address. If you write to one pointer, it will affect the value you read from the other pointer. In a function, the compiler often doesn't know which pointers can alias and which pointers can't. The compiler must be very pessimistic and assume that any write to a pointer may affect the value read from any other pointer, which can significantly reduce code efficiency			
	The above c code compiles to			


timers_v1
LDR r3,[r0,#0]; r3 = *timer1
LDR r12,[r2,#0]; r12 = *step
ADD r3,r3,r12; r3 += r12
STR r3,[r0,#0]; *timer1 = r3
LDR r0,[r1,#0]; r0 = *timer2
LDR r2,[r2,#0]; r2 = *step
ADD r0,r0,r2; r0 += r2
STR r0,[r1,#0]; *timer2 = t0
MOV pc,r14; return

Note that the compiler loads from step twice. Usually a compiler optimization called common subexpression elimination would kick in so that *step was only evaluated once, and the value reused for the second occurrence. However, the compiler can't use this optimization here. The pointers timer1 and step might alias one another. In other words, the compiler cannot be sure that the write to timer1 doesn't affect the read from step. In this case the second value of *step is different from the first and has the value *timer1. This forces the compiler to insert an extra load instruction

4 a) Consider the following C code to calculate the Checksum of a data packet containing 64 words. Illustrate the compiler output generated for the same code shown below. Summarize the drawbacks of the compiler output. short checksum_v3(short *data) { unsigned int i; short sum = 0; for (i = 0; i < 64; i++) { sum = (short)(sum + data[i]); } return sum; } Compiler output: 5 M checksum_v3 MOV r2,r0; r2 = data MOV r0,#0; sum = 0	[08]	CO3	L3
MOV r1,#0; i = 0 checksum_v3_loop ADD r3,r2,r1,LSL #1; r3 = &data[i] LDRH r3,[r3,#0]; r3 = data[i] ADD r1,r1,#1; i++ CMP r1,#0x40; compare i, 64 ADD r0,r3,r0; r0 = sum + r3 MOV r0,r0,LSL #16 MOV r0,r0,ASR #16; sum = (short)r0 BCC checksum_v3_loop; if (i<64) goto loop MOV pc,r14; return sum			
Drawback of the output: 3 M The loop now has extra three instructions. There are two reasons for the extra instructions: ■ The LDRH instruction does not allow for a shifted address offset as the LDR instruction did in checksum_v2. Therefore the first ADD in the loop calculates the address of item i in the array. The LDRH loads from an address with no offset. LDRH has fewer addressing modes than LDR as it was a later addition to the ARM instruction set. (See Table 5.1.) ■ The cast reducing total + array[i] to a short requires two MOV instructions. The compiler shifts left by 16 and then right by 16 to implement a 16-bit sign extend. The shift right is a sign-extending shift so it replicates the sign bit to fill the upper 16 bits.			
4 b) List the C compiler datatype mappings for ARM.	[02]	CO3	L1
Mapping c data types - 2M Table 5.2 C compiler datatype mappings. C Data Type Implementation char unsigned 8-bit byte short signed 16-bit halfword int signed 32-bit word long signed 32-bit word			
5. a) Write a C program for ARM to find the factorial of a number. Also develop an Assembly Language Program for the same.	[10]	CO3	L3

```
Factorial C-Program -5 M
      #include<lpc21xx.h>
      int main(void) {
             unsigned long n=5, fact=1;
             unsigned char i;
             if (n==0) {
                     fact=1;
             else if(n>0) {
                     for (i=1;i<=n;i++)
                             fact=fact*i;
             }
      Factorial ALP - 5 M
      AREA FACTORIAL, CODE, READONLY
      ENTRY
                     MOV R0, #5
                     MOV R1, #1
                     MOV R2 #1
      LOOP
                    MUL R1.R2.R1
                    ADD R2,R2,#1
                    CMP R2,R0
                    BLE LOOP
                             STOP B STOP
             END
      Explain full descending Stack with proper example.
                                                                                                   [4]
                                                                                                           CO<sub>2</sub>
                                                                                                                  L2
6.a)
      A full descending stacks grow towards lower memory addresses.
      When you use a full stack (F), the stack pointer sp points to an address that is the last
      used or full location (i.e., sp points to the last item on the stack). In contrast, if you use an
      empty stack (E) the sp points to an address that is the first unused or empty location (i.e., it
      points after the last item on the stack).
     Addressing modes for stack operation
        Addressing mode
                               Description
                               full ascending
        FΑ
        FD
                               full descending
        EΑ
                               empty ascending
        ED
                               empty descending
     Example:
```





Faculty Signature CCI Signature HOD Signature