Max. Marks: 100

USN

Seventh Semester B.E. Degree Examination, June/July 2024

Advanced Computer Architectures

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

				. 90. 1	· ·
1	а	With the help of block diagrams,	explain Flynn's classification of	com	outer architectures.
	u.	With the help of block diagrams,		1	

(10 Marks)

Describe the shared-memory multiprocessor models.

(10 Marks)

Define the types of data dependence. Also compute the dependence graph for the following 2 a. code segment:

S₁: Load R1, A

Time: 3 hrs. or

S2: Add R2, R1

S₃: Move R1, R3

(10 Marks) S₄: Store B, R1

Explain the characteristics of the following static connection networks:

(ii) Ring. (i) Linear array.

(iii) Binary tree. (iv) Mesh. (10 Marks)

Module-2

Explain the architecture of VLIW processor and its pipeline operations. (08 Marks)

Distinguish between typical RISC and CISC processor architectures. (06 Marks) b.

With a neat diagram, explain the hierarchical memory technology. (06 Marks)

Explain Inclusion, Coherence and Locality properties.

(06 Marks)

Briefly explain the virtual memory models for multiprocessor system. b.

(06 Marks)

With a diagram, explain a typical superscalar RISC processor architecture consisting of an (08 Marks) integer unit and a floating point unit.

Module-3

Illustrate daisy-chained and distributed arbitration techniques. 5

(10 Marks)

List the various Cache mapping schemes. Also explain any two schemes. b.

(10 Marks)

Consider the following pipeline reservation table:

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				1	IIIIe			47
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1	2	3	4	5	6	7
Stages S ₂ X X		$S_1 X$						X
	Stages	S_2	X		X			
S_3 X X		S_3		X		X		

- (i) What are the forbidden latencies?
- What is the initial collision vector? (ii)
- Draw the state transition diagram (iii)
- List all the simple cycles. (iv)
- List all the greedy cycles. (v)
- Determine the minimal average Latency. (10 Marks)
- Explain the usage of prefetch buffers in instruction pipelining. (06 Marks)
- Illustrate internal data forwarding technique.

(04 Marks)

Module-4

7 a. Explain briefly different vector access memory schemes.

b. Explain four context switching policies.

c. Explain routing in Omega network.

(06 Marks)

(06 Marks)

OF

8 a. Explain Snoopy protocols, with its approaches.
b. With a diagram, explain the architecture of the connection machine CM - 2.
(10 Marks)
(10 Marks)

Module-5

- 9 a. Define Parallel Programming Model. Explain shared and distributed parallel models.
 (08 Marks)
 - b. Explain Concurrent OOP and Actor model in Object Oriented Parallel Programming Model.
 (05 Marks)
 - c. Explain principles of Synchronization in Parallel Programming in Multiprocessing.
 (07 Marks)

CMRIT LIBRARY

OR BANGALORE - 560 037

- 10 a. With the help of neat diagram, explain Computation phases in code generation in parallel computation. (07 Marks)
 - b. Explain different language features of Parallel programming. (08 Marks)
 - c. Write a note on Dependency Testing. Briefly. (05 Marks)