

Seventh Semester B.E. De

18EC72

Seventh Semester B.E. Degree Examination, June/July 2024

VLSI Design

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

# Module-1

- 1 a. Define Moore's law. (02 Marks)
  - b. Consider the design of a CMOS compound OR-OR-AND invert gate computing  $F = \overline{(A+B) \cdot (C+D)}$ .
    - (i) Sketch a transistor level schematic
    - (ii) Sketch a stick diagram
    - (iii) Estimate area from a stick diagram.

(10 Marks) (08 Marks)

c. Derive the transfer characteristics of CMOS Inverter (graphical).

#### ΔD

- 2 a. Explain all the non-ideal effects in MOS transistor. (10 Marks)
  - b. With neat sketches explain the operation of MOSFET and derive the equation for drain current in all the regions. (10 Marks)

# Module-2

- 3 a. Explain VLSI design flow. (10 Marks)
  - b. What is scaling? What are types of scaling and write scaling factors for device parameters?

    (10 Marks)

## OR

- 4 a. Draw the schematic and layout of two input NAND gate. (06 Marks)
  - b. Explain layout design rules for well, transistor rule and metal rules. (08 Marks)
  - c. Define terms: (i) Metallization (ii) Passivation (iii) Metrology (06 Marks)

### Module-3

- 5 a. Explain Elmore delay model. (03 Marks)
  - b. Define logical effort. Write the logical efforts of common gates. (10 Marks)
  - c. Estimate the delay of the Fanout of 4 (FO4) inverter shown in Fig.Q5(c). Assume the inverter is constructed in a 180 nm process with  $\tau = 15$  ps.




Fig.Q5(c)

(07 Marks)

### OR

- What is Ratioed logic? Explain following ratioed logic circuits: 6
  - Pseudo nMOS
  - Ganged CMOS (ii)
  - (iii) Source follower pull-up logic

(12 Marks)

b. Explain Cascade Voltage Switch Logic (CVSL). Realize the input AND/NAND using (08 Marks) CVSL.

## Module-4

- Explain the general structure of ratioed synchronous dynamic circuits. (05 Marks)
  - With necessary circuit diagram, explain dynamic shift register (ratioless) with enhancement (08 Marks) load.
  - What are the advantages of dynamic CMOS logic and explain the working of dynamic (07 Marks) CMOS inverter.

#### OR

- Write the basic building block of a CMOS transmission gate dynamic shift register. 8 (04 Marks)
  - With generalized circuit diagram, explain domino CMOS logic and using the same realize the following Boolean function: Z = AB + (C + D)(E + F) + GH(11 Marks)
  - With necessary diagram, explain a D flipflop with two phase non-overlapping clocks.

#### (05 Marks)

### Module-5

- With neat circuit diagram, explain full CMOS SRAM cell. (08 Marks)
  - (06 Marks) Draw the circuit of 3-bit BIST register and explain.
  - Explain the terms: (i) Observability (ii) Fault coverage (iii) Controllability (06 Marks)

#### **CMRIT LIBRARY** OR

- With necessary circuit diagram, explain the operation of three transistor DRAM cell. 10
  - (08 Marks) What is a fault model? Explain stuck-at model with examples. (07 Marks)
  - (05 Marks) Explain the logic verification principles.