CMR Time? 3 hrs. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice. 1 Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. p-type of n-type.

Third Semester B.E. Degree Examination, June/July 2024 **Electronic Devices**

CBCS SCHEME

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- With neat diagrams, explain the different types of bonding forces in solids. (06 Marks)
 - Write explanatory notes on Intrinsic material with respect to electron hole pairs creation, (06 Marks) generation rate and recombination rate.
 - c. With a neat diagram, explain Hall effect and Hall voltage with necessary equations. Explain how Hall effect can be used to detect whether a given unknown sample of semi-conductor is (08 Marks)

OR

- Explain the energy band structure of solids for insulator, semi-conductor and metal with neat 2 (04 Marks) diagram.
 - b. With neat energy band diagrams and chemical bond model of dopants, explain the formation (08 Marks) of n-type and p-type semi-conductors.
 - Derive the expression for drift velocity of electrons with applied electric field. (08 Marks)

Module-2

- a. With neat diagram, explain the effect of Forward bias of a p-n junction, with respect to 3 transition width, electric field, electrostatic potential barrier, energy band diagram and particle flow and current direction within transition region 'W', (08 Marks)
 - b. Explain Zener Breakdown with neat energy band diagram. Explain the significance of impact ionization in Avalanche Breakdown with neat diagrams. Derive the expression for Electron multiplication factor M_n. (08 Marks)
 - c. Draw the Piecewise-Linear approximations of a junction diode and explain how a diode can (04 Marks) be used as rectifier.

- What are Photodiodes? Explain the significance of current in an illuminated junction and 4 derive the equation for photodiode current and open circuit voltage Voc.
 - b. What are the necessary requirements to utilize maximum amount of optical energy to design (05 Marks) a solar cell, with neat diagrams.
 - Explain the principle of operation of Light Emitting Diode (LED) with necessary biasing and requirement of energy band gap energy. (06 Marks)

Module-3

- With neat diagrams of normal biasing and I-V characteristics, explain the working of a p-n-p 5 (06 Marks) transistor.
 - Derive the expression for 'a' and 'B' of a transistor in terms of base transport factor 'B' and (06 Marks) emitter injection efficiency '\gamma'.
 - Starting from the current component of emitter current I_{EN} collects current I_{CN} in normal mode and I_{EI} and I_{CI} in inverted mode with hole concentrations Δ_{PE} and Δ_{PC} , derive the (08 Marks) Ebers Moll equations.

OR

With a neat equivalent circuit diagram, explain the coupled-diode property of Ebers Moll 6 (08 Marks) equations.

b. With a neat switching circuit of BJT in common-emitter configuration, explain the switching (08 Marks) operation.

With a neat waveform of collector current during transient define the terms delay time (t_d), (04 Marks) rise time (t_r) and fall time t_f .

Module-4

With neat cross sectional diagrams, I-V characteristics and zero gate voltage, explain the (06 Marks) effect of drain voltage on drain current.

b. With a neat diagram, explain the small signal equivalent circuit of JFET, Arriving at ideal small-signal equivalent circuit derive the expression for the drain current I_{ds} . (08 Marks)

What are the two frequency limitation factors in a JFET? With small signal equivalent circuit with capacitance, derive the expression for cutoff frequency f_T. (06 Marks)

OR

With a cross section diagrams and circuit symbols, explain the operation of 8

a n-channel enhancement mode MOSFET

(06 Marks) ii) a-n-channel depletion mode MOSFET.

- Explain the energy band diagrams of the MOS capacitor with a n-type substrate for various Gate biases.
- With neat cross section diagram and ID versus VDS curve when VGS > VT, explain the operation of the MOS structure for:

ii) a larger V_{DS} i) a small V_{DS}

iii) $V_{DS} = V_{DS(sat)}$

iv) $V_{DS} > V_{DS(sat)}$.

(08 Marks)

Module

With a neat Schematic diagram, explain Rapid Thermal Processing. (06 Marks) a.

Explain about Ion implantation with a neat Schematic diagram. (08 Marks) b.

With a neat diagram, explain Low Chemical Vapor Deposition (LPCVD). (06 Marks)

OR

CMRIT LIBRARY BANGALORE - 560 037

Discuss the advantages of Integration of circuits. (08 Marks)

- b. With a neat diagram of simplified description to steps describe the fabrication of p-n diodes (08 Marks) on a wafer. (04 Marks)
- Describe the types of Integrated circuits.