

CMR INSTITUTE OF TECHNOLOGY

Internal Assesment Test – III													
Sub:	VLSI DESIGN & TESTING Code:							21EC63					
Date:	29.07.2024	Duration:	90 mins	Max Marks:	50	Sem	VI	Branch	ECE-A,B,C,D				
Answer Any Five Questions													
								Marks	OBE				
	Questions								CO	RBT			
	Differentiate bety stuck at faults wit		d failure v	vith an exampl	e. Exp	olain di	fferen	t types of	[10]	CO4	L2		
	For the circuit shown in Fig.2 using Boolean difference (i) detect s@0 and s@1 at x2, (ii) determine partial Boolean difference for x2-l-n-p-F.							[10]	CO4	L3			
, n	What is fault diagnosis? Explain one dimensional path sensitization technique for combinational circuits with an example.							[10]	CO4	L2			
4.	For the state table (ii) Homing tree,	Present state A B C D	ishing tree Inpu $x = 0$ x $A,0$ $D,1$ $D,1$	c = 1 $D,0$ $B,0$ $A,0$ $C,0$				in I CCD	[10]	CO5	L3		
	With a neat logi Technique.	ic diagram,	explain cl	ocked hazard	tree l	atches	used	ın LSSD	[10]	CO5	L2		
6.	Explain any two A	Adhoc design	rules for i	mproving testa	bility.				[10]	CO5	L1		

$$\frac{x_{1}}{dx_{2}}$$

$$= \frac{df(x_{1}, x_{2}, x_{1}, --x_{0})}{dx_{2}}$$

$$= \frac{dF}{dx_1} = \overline{x_1} x_2 \overline{x_3} + \overline{x_1} \overline{x_2} x_3$$

$$F = \overline{x_1} x_2 \overline{x_3} + \overline{x_1} x_3$$

$$800 \text{ od } x = 2$$
, $010 \text{ } 011$
 $801 \text{ od } x = 2$, $000 \text{ } 001$
 $(99) \frac{df}{dx_2} = \frac{df}{dp} \cdot \frac{dp}{dn} \cdot \frac{d1}{d1} \cdot \frac{d1}{d1}$
 $\frac{df}{dp} = \frac{d}{dp} \left(x_1 \cdot p \right) = x_1$
 $\frac{dp}{dn} = \frac{d}{dp} \left(x_1 \cdot p \right) = x_1$

$$\frac{dn}{dx} = \frac{d(I.\overline{x_3}) = \overline{x_3}}{dx}$$

$$\frac{dL}{dx} = \frac{d(\overline{x_1}\overline{x_3}) = \overline{x_3}}{dx}$$

$$\frac{dL}{dx} = \overline{x_1} \cdot 32 + \overline{32}\overline{x_3} \cdot \overline{x_3}\overline{x_3}$$

$$- \overline{x_1}x_2\overline{x_3} = 011$$

4)

Powent Input State x=0, x=1

0,00 (20) (19) A Bo

0,0 B A,0

A, D D=1


D=1 CID

101 Sequence Response too

fenal sequence Input sequence Dutput Sequere malal

001 4 100

101 010



	on the second of
Data	Ye out it
do ty and bankla.	
In the part of	
Clay	wehro is a collection
	michael (Cod)
of a polisuichat is moon	20 100 1

-		1 1/11	00) 0[<u>.</u>	0 1	no Un	100		(1.20)		
	$/\mathcal{V}$	Đο	A	A		В	A	100	10 1	blot	7)-	
		Βı	\mathcal{B}	B		B	A	1	Manual			
			00	01	Di	0	1/					
	A	0	0	0		1	6	0	Shanba			
	ß	1	1	1	1	. [000	क्व दि	allod			

19 9th has 2 enputs Data and He clock.

1 9th He Clock, C1 = 0, then 2th cannot change the State.

1 9th He Clock, C1 T, the 9ntormal situate taken the walk of the D 9ntormal situate taken the walk of the D 9ntormal state taken the walk of the D 9ntormal situate taken the D 9ntormal situate taken the walk of the D 9ntormal situate taken the D 9ntormal s

* The Data 94 Capitured 9110 the Later ? during the phase one The sata ex again townsmitted to be later durin en ophosite phale & The datcher were contourled by two phore Non- Owerlapping clocking scheme Phase 1 - Contolor the Latch L. Phase 2 - Contown the Latch L2 Data flow: The data 9x townsmitted to la En one 11 9x phale I and again transmitte to Latch La 9n Phase 2 & Hazard Prevention: D Bequenteal Choicial 2) Sitable Storage 1) Sequenteal assault :- the non-ouverlaning about Scheme should enlive that only one la Should be active at one time 2) Stable Stoolage - during one Clock Sycle Phat the mactine Coatch should have poureous sto



Benefit & 2-4 Enhoused overtabling


* Omporand testability

* Reduced 7-test complexity.


tres Adhor durgn owner:

6)

1) Incorporate addersonal observation and Contolor from and the Concert.




eaf so near frequely



If he hadd an extona output leno, the family of (s-a-1) 9% detectable.

As he know, Noon gate output Ph always hence the he see 9d 9% way deffecult to see the the gate 9% hence functioning peroperly.

So adding extens contained sommal will make the Noon gate to see the Poroperly.



Contocol Segnal to alward hos

2) Clouder Inthalization of the flep flops, additioned other Counters and so many other memore deuters Liell Show I have unknown stable as when the power or on. To he need to set the walves onto known stable walves by a extora crown of goter.

faut deagnosses en dégelal concuets es the pouces of adentifying and Cocaling failth within the concile faults can occur deus du to unitau ordota obesons orkastily neasons, such as manufacturing objects, hear and tear. @ Envision mental factors. One dementional path Sensitzation - It is the Method wed on the terting of Combinational Cloralty to deted foutly faults.

Steps: 100 y makes all and

- i) Polentefy the fault. Such as the Street-at-c Stock-at-1
- 2) Sensylge the fault 9t gryolier finding an Input combination that Recopogales the effect of the faut Horough the Cloice of to an obsoruable outher
- 3) Pour pagale the fault 4) Oblerce the output.

ASK.

Chample 8-

Mary = A. B. H. C. John Command

Constoler a symple Combinational Charcel 1944.

There ground (A, B, C) and one output (y).

- 1) 9 olantify the fault Let us assume to Stuck - oct - o faunt on Propo
- Sensottize the facult :- Le need to find an Input Combination, where the output y depends on B.

 $V = A \circ B \neq C$, $\mathcal{Y}_{C} = 1$, C = 0Hence $Y = A \circ B$. $V = A \circ B$.

3) Pour pagating the faut-

Settling the gipute A=1 and C=1.

Output y=B

Pl B Pr Stuck -at -0, y should be





O, oregardless of actual enput B.

4) Oberweng the output.


The correct output should be Y=1,

PI D PR Sauce - at - 0, the output will be y=









popper en the Concert

of 91 the addleteonal observation and confront

points one not entralized the faut may not

be decreated

of he add an extern output rene the fact

of he add an extern output.

extora authertone plays a way empood stoke oletectency the facet.

W