

USN									
-----	--	--	--	--	--	--	--	--	--




CMR INSTITUTE OF TECHNOLOGY

Internal Assessment Test – III

Sub:	VLSI DESIGN & TESTING						Code:	21EC63																			
Date:	29.07.2024	Duration:	90 mins	Max Marks:	50	Sem	VI	Branch	ECE-A,B,C,D																		
Answer Any Five Questions																											
Questions								Marks	OBE																		
									CO	RBT																	
1.	Differentiate between fault and failure with an example. Explain different types of stuck at faults with example.							[10]	CO4	L2																	
2.	For the circuit shown in Fig.2 using Boolean difference (i) detect s@0 and s@1 at x ₂ , (ii) determine partial Boolean difference for x ₂ -l-n-p-F. <div style="text-align: center;"> </div>							[10]	CO4	L3																	
3.	What is fault diagnosis? Explain one dimensional path sensitization technique for combinational circuits with an example.							[10]	CO4	L2																	
4.	For the state table shown in Table, find (i) Response for 101 sequence, (ii) Homing tree, (iii) Distinguishing tree. <table border="1" style="margin: 10px auto;"> <thead> <tr> <th rowspan="2">Present state</th> <th colspan="2">Input</th> </tr> <tr> <th>x = 0</th> <th>x = 1</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>B,0</td> <td>D,0</td> </tr> <tr> <td>B</td> <td>A,0</td> <td>B,0</td> </tr> <tr> <td>C</td> <td>D,1</td> <td>A,0</td> </tr> <tr> <td>D</td> <td>D,1</td> <td>C,0</td> </tr> </tbody> </table>							Present state	Input		x = 0	x = 1	A	B,0	D,0	B	A,0	B,0	C	D,1	A,0	D	D,1	C,0	[10]	CO5	L3
Present state	Input																										
	x = 0	x = 1																									
A	B,0	D,0																									
B	A,0	B,0																									
C	D,1	A,0																									
D	D,1	C,0																									
5.	With a neat logic diagram, explain clocked hazard free latches used in LSSD Technique.							[10]	CO5	L2																	
6.	Explain any two Adhoc design rules for improving testability.							[10]	CO5	L1																	

2)



$$(i) \frac{df(x)}{dx_2}$$

$$= \frac{df(x_1, x_2, x_3, \dots, x_n)}{dx_2}$$

$$= f(x_1, \dots, x_2, \dots, x_n) \oplus f(x_1, \dots, \bar{x}_2, \dots, x_n)$$

$$= \frac{df}{dx_2} = \bar{x}_1 x_2 \bar{x}_3 + \bar{x}_1 \bar{x}_2 x_3$$

$$f = \bar{x}_1 \bar{x}_3 + \bar{x}_1 x_3$$

3 @ 0 at $x=2$, 010 @ 011

3 @ 1 at $x=2$, 000 @ 001

$$(ii) \frac{df}{dx_2} = \frac{df}{dp} \cdot \frac{dp}{dn} \cdot \frac{dn}{dl} \cdot \frac{dl}{x_2}$$

$$\frac{df}{dp} = \frac{d(\bar{x}_1 \cdot p)}{dp} = \bar{x}_1$$

$$\frac{dp}{dn} = \frac{d(\bar{m} \cdot n)}{dn} = \bar{m} = x_2 + \bar{x}_2 \bar{x}_3$$

$$\frac{dn}{dt} = \frac{d(I \cdot \bar{x}_3)}{dt} = \bar{x}_3$$

$$\frac{dl}{dx_2} = \frac{d(\bar{x}_2 \bar{x}_3)}{dx_2} = \bar{x}_3$$

$$\frac{dF}{dx_2} = \bar{x}_1 \cdot \bar{x}_2 + \bar{x}_2 \bar{x}_3 \cdot \bar{x}_3 \bar{x}_3$$

$$= \bar{x}_1 \bar{x}_2 \bar{x}_3 + \bar{x}_1 \bar{x}_2 \bar{x}_3$$

$$\bar{x}_1 \bar{x}_2 \bar{x}_3 = 011$$

$$\bar{x}_1 \bar{x}_2 \bar{x}_3 = 000$$

4)


Present State	Input	$x=0$	$x=1$
A	$B_1 0$	$D_1 0$	
B	$A_1 0$	$B_1 0$	
C	$D=1$	$A_1 0$	
D	$D=1$	$C_1 0$	

(i) Response for 101 Sequence

Input Sequence	Output Sequence	Final Sequence
A	001	C
B	100	A
C	101	B
D	010	C


98) Homing tree

→




99) Distinguishing tree.

→



5)



(Handwritten mark)

	CD				
	00	01	10	11	
A0	A	A	B	A	0
B1	B	B	B	A	1

	CD				
	00	01	10	11	
A	0	0	1	0	0
B	1	1	1	0	1

- * It has 2 inputs Data and the clock.
- * If the clock, $C_1 = 0$, then it cannot change the state.
- * If the clock, $C_1 = 1$, the internal state takes the value of the D input.
- * The LSSD employs two latches L_1 and L_2 .




- * The data is captured into the Latch L₁ during the phase one
- * The data is again transmitted to L₂ latch during in opposite phase
- * The latches are controlled by two phase non-overlapping clocking scheme
 - Phase 1 - Controls the Latch L₁.
 - Phase 2 - Controls the Latch L₂
- * Data flow :- The data is transmitted to Latch L₁ in phase 1 and again transmitted to Latch L₂ in phase 2.
- * Hazard prevention :-
 - 1) Sequential Circuit
 - 2) Stable Storage
- 1) Sequential circuit :- The non-overlapping clock scheme should ensure that only one latch should be active at one time
- 2) Stable storage - during one clock cycle phase the inactive latch should have previous stable state.


- Benefits :-
- * Enhanced reliability
 - * Improved testability
 - * Reduced test complexity.

6) Two Adhoc design rules :-

1) Incorporate additional observation and control points in the circuit.




at the output of the circuit the fault (s-a-1) is not detectable.



If we add an extra output (zero), the fault of (s-a-1) is detectable.

As we know, NOR gate output is always 1 hence the we get is very difficult to see the the gate is working / functioning properly so adding extra control signal will make the NOR gate to work properly.



Control Signal to check NOR properly.

2) Circuit Initialization :- The flip flops, adders and other counters and so many other memory devices will show / have unknown stable value when the power is on. So we need to set the values into known stable values by a extra circuit of gates.

3. Fault diagnosis in digital circuits is the process of identifying and locating faults within the circuit. Faults can occur ~~due to~~ due to various reasons or reasons or reasons, such as manufacturing defects, wear and tear. \odot Environmental factors.

One dimensional path sensitization - It is the method used in the testing of combinational circuits to detect faults.

Steps :-

- 1) Identify the fault. - Such as (a) Stuck-at-0 \odot Stuck-at-1
- 2) Sensitize the fault - It involves finding an input combination that propagates the effect of the fault through the circuit to an observable output.
- 3) Propagate the fault
- 4) Observe the output.

Example :-

$$Y = A \cdot B + \bar{C}$$

Consider a simple Combinational Circuit with three inputs (A, B, C) and one output (Y).

1) Identify the fault

Let us assume a stuck-at-0 fault on input

2) Sensitize the fault :- We need to find an input combination, where the output Y depends on B.

$$Y = A \cdot B + \bar{C}, \text{ if } C=1, \bar{C}=0$$

Hence $Y = A \cdot B$.

Y directly depends on B

3) Propagating the fault -

Setting the inputs $A=1$ and $C=1$.

$$\text{Output } Y = B$$

If B is stuck-at-0, Y should be


0, regardless of actual input B.

4) Observing the output -


If $A=1, B=1, C=1$

The correct output should be $Y=1$,


If B is stuck-at-0, the output will be $Y=0$



4) iii) Distinguishing tree



6)



- * All the circuits will have some faults in them.
- * The fault may be detected \odot it may be undetectable.
- * CMOS - Complementary Metal oxide Semiconductor
- * Incorporate additional observation and control points in the circuit
- * If the additional observation and control points are not initialized the fault may not be detected
- * If we add an extra output line the fault may be detected at the output.
- * extra ~~output~~ line plays a very important role detecting the fault.