| USN | | | | | |
|-----|--|--|--|--|--|
| No. | | | | | |




Internal Assessment Test 1- Nov 2024

| Sub: | Digital Design | and Compute | r Organizatio | n | | Sub Code: | BCS302 | Bra | nch: | ISE | | |
|--------------------------------|--|--|--------------------|-------------------------|--------|---------------|---------------|-----|------|-----|-----|-----|
| Date: | 06-11-2024 Duration: 90 min's Max Marks: 50 Sem / Sec: 03/ A,B,C | | | | | | | | | | | OBE |
| Answer any FIVE FULL QUESTIONS | | | | | | | | | | RKS | СО | RBT |
| 1 | | | | | | | | | | | CO1 | L3 |
| | F (A, 1 | $B,C,D)=\Sigman$ | n(0, 1, 2, 5, 7) | ', 8, 9, 10, 13, 1 | 5) | | | | | | | |
| | b. Minir | nize the follo | wing boolear | n function | | | | | | | | |
| | F (A, 1 | $B, C, D) = \Sigma n$ | n(0, 2, 8, 10, 10) | $14) + \Sigma d(5, 15)$ | 5) | | | | | | | |
| 2 | | | 0 | function using | K-M | lap- | | | 5- | +5 | CO1 | L3 |
| | F (A, 1 | $F(A, B, C, D) = \pi (3, 5, 7, 8, 10, 11, 12, 13)$ | | | | | | | | | | |
| | b. Minimize the following boolean function | | | | | | | | | | | |
| | F (A, 1 | $B,C,D)=\pi(I$ |), 3,6,7) | | | | | | | | | |
| 3 | Impleme | nt the follow | ing boolear | n function usin | ng 8: | 1 multiples | ker, | | 1 | 0 | CO2 | L3 |
| | F (P, | $Q,R,S) = \Sigma m$ | 1(0, 1, 3, 4, | 8, 9, 15). | | | | | | | | |
| 4 | a. Expla | un SR Flip Fl | op in detail. | | | | | | 5- | +5 | CO2 | L2 |
| | b. Expl | ain about Pri | ority Encod | ler with its trut | h tabl | le. | | | | | | |
| 5 | a. With | a neat diagran | n, Explain th | e basic operatio | onal c | concepts of a | computer. Giv | ve | 5- | +5 | CO3 | L2 |
| | operat | ing steps. | | | | | | | | | | |
| | b. Desc | ribe Big End | ian and Litt | le Endian met | thods | s of byte ad | dressing? | | | | | |
| 6 | Explain | different type | es of addres | sing Modes ir | n det | ail | | | 1 | 0 | CO3 | L2 |


Scheme and Solutions

| Sub: | Digital Design and Computer Organization | Sub Code: | BCS302 | Branch: | ISE | | |
|------|---|---|--------|---------|-----|----|-----|
| | <u>IAT-1</u> | | | MA | RKS | СО | RBT |
| 1 | a.Minimize the following boolean function using K-Map- F (A, B, C, D) = $\Sigma m(0, 1, 2, 5, 7, 8, 9, 10, 13, 15)$ | 5 | 5+5 | CO1 | L3 | | |
| | Scheme: | | | | | | |
| | K-Map-3 Marks | | | | | | |
| | Expression-2 Marks | | | | | | |
| | Solution: $AB \xrightarrow{CD} \overrightarrow{CD} \xrightarrow{CD} \overrightarrow{CD} \xrightarrow{CD}$ $AB \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1} \xrightarrow{1}$ | CD 1 2 6 14 1 1 10 | | | | | |
| | Thus, minimized boolean expression is- F(A, B, C, D) = BD + G b.Minimize the following boolean function $F(A, B, C, D) = \Sigma m(0, 2, 8, 10, 14) + \Sigma d(5, 15)$ Scheme: | C'D + B'D' | | | | | |
| | K-Map-3 Marks | | | | | | |




| | Solution: | | | |
|---|--|----|-----|----|
| | $b = \frac{b}{b} \frac{b}{b} \frac{b}{c} \frac{c}{c} \frac{b}{c} \frac{c}{c} $ | | | |
| 3 | a. Implement the following boolean function using 8: 1 multiplexer, F (P,Q,R,S) = Σ m (0, 1, 3, 4, 8, 9, 15). | 10 | CO2 | L3 |
| | Scheme: Explanation: 2 Marks Truthtable: 5 marks Diagram : 3 marks Solution: Variables, n= 4 (P, Q, R, S) Select lines= n-1 = 3 (S2, S1, S0) 2n-1 to MUX i.e., 23 to 1 = 8 to 1 MUX Input lines= 2n-1 = 23 = 8 (D0, D1, D2, D3, D4, D5, D6, D7) Implementation table: Apply variables A and B to the select lines. The procedures for implementing the function are: List the input of the multiplexer List under them all the minterms in two rows as shown below. The first half of the minterms is associated with A' and the second half with A. The given function is implemented by circling the minterms of the function and applying the following rules to find the values for the inputs of the multiplexer. | | | |

| | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | | | |
|---|--|-----|-----|----|
| 4 | <text><text><text><text><text><text><text><section-header><section-header><section-header></section-header></section-header></section-header></text></text></text></text></text></text></text> | 5+5 | CO2 | L2 |



Characteristic Equation:

The characteristic equation tells us about what will be the next state of flip flop in terms of present state.



The characteristic equation for SR Flipflop will be $Q_{n+1} = S + Q_n R'$

| Ex citation | Table | 1 | (X) |
|-------------|-------|---|-----|
| Qn | | 5 | R |
| 0 | 0 | 0 | × |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

Priority Encoder

Scheme: Explanation: 2 Marks Truth table : 2 Marks Circuit Diagram : 1 marks

Solution:

- a. A priority encoder is an encoder circuit that includes the priority function.
- b. The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.
- c. The truth table of a four-input priority encoder is given in Table 4.8

ii. List under them all the minterms in two rows as shown below. The first half of the minterms is associated with A' and the second half with A. The given function is implemented by circling the minterms of the function and applying the following rules to find the values for the inputs of the multiplexer.


1. If both the minterms in the column are not circled, apply 0 to the corresponding input.

2. If both the minterms in the column are circled, apply 1 to the corresponding input.

3. If the bottom minterm is circled and the top is not circled, apply C to the input.

4. top minterm is circled and the bottom is not circled, apply C' to the input.

| | | | Inp | uts | | | | 0 | utpu | ts | | | |
|---|---|--|--|--|---|---|--|---|--|-----------------------------|--|---|--|
| | Do | , 1 | D ₁ | D ₂ | . 0 | D ₃ | | x | Y | V | | | |
| | 0 | | 0 | 0 | | 0 | | Х | Х | 0 | | | |
| | 1 | | 0 | 0 | | 0 | | 0 | 0 | 1 | | | |
| | X | | 1 | 0 | | 0 | | 0 | 1 | 1 | | | |
| | X | | X | 1 | | 0 | | 1 | 0 | 1 | | | |
| | X | | X | X | | 1 | | 1 | 1 | 1 | | | |
| cond Inp nput D2 | itions ut D3 s, who has th | has t has t en thi | he hi is inp kt pri | ighes out is ority | t prio 1, th leve | ority ie ou il. Tł | so, regard put for xy e output is her two lo | dless / is 1 s 10 | of the 1 (bina if D2 = | value ary 3). = 1, pr | s of the o ovided th | other hat D3 = | |
| | | | | | | | rity inputs | | | -ур | | | |
| DO | D1 | D2 | D3 | x | Y | v | 5 | | | - | | 18. | |
| 0 | 0 | 0 | 0 | x | x | 0 | N D D | D | 02 | | | D ₂ | |
| | | | | | | | 0.000 | | | D | $\sum_{n=1}^{D_2D_1}$ | | |
| 0 | 0 | 0 1 | 1 0 | 1 | 1 0 | 1 1 | D_0D_1 00 00 D_0X 1 D_0R_1 Pr_1 Pr_2 Pr_1 1 D_1 Pr_2 | 11 1 | 10 m2 1 m8 1 D1 | D_0 | $D_1 D_2 D_3 00 01 11 00 01 01 01 00 01 01 00 01 00 01 00 00$ | 11 10 1 ¹⁰ ₂ 1 ¹⁰ ₂ 1 ¹⁰ ₂ 1 ¹⁰ ₂ | |
| | | | | | | - | 00 X 1 | $\begin{array}{c c} 1 & 1 \\ 1 & 1$ | 10 p_{r_1} 1 r_{r_h} 1 $r_{r_{h_1}}$ $p_{r_{h_2}}$ $p_{r_{h_2}}$ | D_0 | $\begin{array}{c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $ | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | |
| | 0 | | | | | - | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | I I I I I I I I I I I I I I | 10 ^{pp} 2 1 ^{pp} 1 ^{pp} 1 ^p | D_{g} | 10 1 1 | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | |
| 0 | 0 | 1 | 0 | 1 1 0 | 0 | 1 | $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | I I I I I I I I I I I I I I | 10 m1 m1 m1 m1 1 m1 m1 m1 m1 m1 | D_0 | 10 1 1 | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | |
| 0 | 0 | 1 1 0 0 | 0 | 1 1 0 1 | 0 | 1 1 1 1 1 | $D_{0} \begin{bmatrix} m_{1} & m_{1} \\ m_{1} & m_{2} \\ m_{1} & m_{2} \\ m_{2} & m_{3} \\ m_{1} & m_{2} \\ m_{2} & m_{3} \\ m_{1} & m_{2} \\ m_{1} & m_{2} \end{bmatrix}$ | I I I I I I I I I I I I I I | 10 $m_{T_{1}}$ | D ₀ | 10 1 1 | $P_{1}^{(1)} = \frac{10}{10}$ | |
| 0 | 0 | 1 | 0 | 1 1 0 | 0 | 1 | $D_{0} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 &$ | I I I I I I I I I I I I I I | 10 ^{ne1} 1 ^{ne1} 1 ^{ne1} 1 ^{ne1} 1 ^{ne1} 0 | | 10 1 1 | 11 10 1 ^m ₁ 1 ^m ₁ 1 ^m ₁ 1 ^m ₁ 1 ^m ₁ 1 ^m ₁ 1 ^m ₁ | |
| 0 | 0 0 1 1 1 1 1 0 | 1 1 0 0 1 1 1 0 0 | 0 1 0 1 0 1 1 0 1 0 | 1 1 0 1 1 1 1 1 0 | 0 1 1 1 0 1 0 1 0 | 1 1 1 1 1 1 1 1 1 1 1 1 | $D_{0} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 &$ | I I I I I I M ₁ I I M ₁ I I I I I | | | 10 1 1 | 11 10 1 ^{mb} ₁ 1 ^{mb} ₁ 1 ^{mb} ₁ 1 ^{mb} ₁ 1 ^{mb} ₁ 1 ^{mb} ₁ | |
| 0 | 0 0 1 1 1 1 1 | 1 1 0 0 1 1 | 0 1 0 1 0 1 1 | 1 1 0 1 1 1 1 | 0 1 1 1 0 1 | 1 1 1 1 1 1 1 1 | $D_{0} = \begin{bmatrix} 0 & m_{1} & m_{2} \\ 0 & m_{2} & m_{3} & m_{4} \\ 0 & m_{4} & m_{5} & m_{5} \\ 0 & m_{4} & m_{5} & m_{5} \\ 1 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} $ | I I I I I I M ₁ I I M ₁ I I I I I | | | 10 1 1 | $\begin{array}{c c} 11 & 10 \\ \hline 1 & P_1 \\ \hline 1 & P_{1} \\ \hline \end{array} \right) D_1 \\ C \\ $ | |
| 0 | 0 0 1 1 1 1 1 0 0 0 | 1 1 0 0 1 1 1 0 0 0 0 | 0 1 0 1 0 1 0 1 0 1 1 0 | 1 1 0 1 1 1 1 0 1 1 0 1 | 0 1 1 1 0 1 0 1 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | $D_{0} = \begin{bmatrix} 0 & m_{1} & m_{2} \\ 0 & m_{2} & m_{3} & m_{4} \\ 0 & m_{4} & m_{5} & m_{5} \\ 0 & m_{4} & m_{5} & m_{5} \\ 1 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} $ | I I I I I I M ₁ I I M ₁ I I I I I | | | 10 1 1 | 11 10 1 ^m ₁ 1 ^m ₁ | |
| 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 | 0 0 1 1 1 1 1 0 0 0 0 0 0 0 | 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 0 1 1 1 0 0 | 0 1 0 1 0 1 1 0 1 0 1 0 1 0 1 0 0 | 1 1 0 1 1 1 1 0 1 1 1 1 1 0 1 1 0 0 | 0 1 1 1 1 1 0 1 0 1 0 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | $D_{0} = \begin{bmatrix} 0 & m_{1} & m_{2} \\ 0 & m_{2} & m_{3} & m_{4} \\ 0 & m_{4} & m_{5} & m_{5} \\ 0 & m_{4} & m_{5} & m_{5} \\ 1 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} $ | I I I I I I M ₁ I I M ₁ I I I I I | | | 10 1 1 | y | |
| 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 | 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 0 1 1 1 0 0 1 1 1 1 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 1 0 | 0 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 1 0 1 | 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 0 1 1 | 0 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | $D_{0} = \begin{bmatrix} 0 & m_{1} & m_{2} \\ 0 & m_{2} & m_{3} & m_{4} \\ 0 & m_{4} & m_{5} & m_{5} \\ 0 & m_{4} & m_{5} & m_{5} \\ 1 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} $ | I I I I I I M ₁ I I M ₁ I I I I I | | | 10 1 1 | y y | |
| 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 | 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 | 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 | 1 1 0 1 1 1 1 1 1 1 0 1 1 1 0 1 1 1 1 1 | 0 1 1 1 1 1 0 1 1 0 1 1 1 1 1 0 0 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | $D_{0} = \begin{bmatrix} 0 & m_{1} & m_{2} \\ 0 & m_{2} & m_{3} & m_{4} \\ 0 & m_{4} & m_{5} & m_{5} \\ 0 & m_{4} & m_{5} & m_{5} \\ 1 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} & m_{4} & m_{4} \\ 0 & m_{4} $ | I I I I I I M ₁ I I M ₁ I I I I I | | | 10 1 1 | 11 10 1 ^m ₁ 1 ^m ₁ | |
| 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 | 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 0 1 1 1 0 0 1 1 1 1 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 1 0 | 0 1 0 1 0 1 1 0 1 1 0 1 0 1 0 1 1 0 1 | 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 0 1 1 | 0 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | $D_{0} = \begin{bmatrix} 0 & m_{1} & m_{2} & m_{1} & m_{2} & m_{3} $ | I I I I I I M ₁ I I M ₁ I I I I I | | | 10 1 1 | 11 10 1 ^m ₁ 1 ^m ₁ | |



The fig shows how memory & the processor can be connected. In addition to the ALU & the control circuitry, the processor contains a number of registers used for several different purposes.

The instruction register (IR):- Holds the instructions that is currently being executed. Its output is available for the control circuits which generates the timing signals that control the various processing elements in one execution of instruction. **The program counter PC:-**

This is another specialized register that keeps track of execution of a program. It contains the memory address of the next instruction to be fetched and executed. Besides IR and PC, there are n-general purpose registers R0 through R_{n-1}.

The other two registers which facilitate communication with memory are: -


- 1. MAR (Memory Address Register):- It holds the address of the location to beaccessed.
- 2. MDR (Memory Data Register):- It contains the data to be written into or readoutof the address location.

Operating steps are

- 1. Programs reside in the memory & usually get these through the I/P unit.
- 2. Execution of the program starts when the PC is set to point at the first instruction of the program.
- 3. Contents of PC are transferred to MAR and a Read Control Signal is sent to thememory.
- 4. After the time required to access the memory elapses, the address word is read outof the memory and loaded into the MDR.
- 5. Now contents of MDR are transferred to the IR & now the instruction is ready tobe decoded and executed.
- 6. If the instruction involves an operation by the ALU, it is necessary to obtain therequired operands.
- An operand in the memory is fetched by sending its address to MAR & Initiatingaread cycle.
- 8. When the operand has been read from the memory to the MDR, it is transferred from MDR to the ALU.
- 9. After one or two such repeated cycles, the ALU can perform the

| | 1 | · · · · · | | | | | | | | | | |
|---|-------------------------------|---|-------------------|--|-------------------|-------------------|-------------------|----------|-------|----|-----|----|
| | | operation. | | | | | | | | | | |
| | 10. If the 1 | result of this operation | on is to l | be stor | red in | the me | emory, | the | | | | |
| | result i | s sent toMDR. | | | | | | | | | | |
| | 11. Addres | s of location where th | e result is | stored | l is sent | to MA | AR & a | write | | | | |
| | | | | | | | | | | | | |
| | cycle isinitiated. | | | | | | | | | | | |
| | 12. The co | ntents of PC are incr | emented | so tha | t PC po | oints to | o the ne | ext | | | | |
| | instruc | tion thatisto be execu | ited. | | | | | | | | | |
| | | | | | | | | | | | | |
| | Scheme: | Big Endian and Littl | e Endian | metho | ods of b | yte ad | dressin | g? | | | | |
| | - | ion 2 Marks | | | | | | | | | | |
| | Diagram: | | | | | | | | | | | |
| | Solution | • | | | | | | | | | | |
| | There are two wa | ays that byte addresses | s can be a | ssigne | d across | s words | s, as sho | own in | fig | | | |
| | Word | | | | | | | | | | | |
| | Address | Byte address | | | Byte a | ddress | 1 | _ | | | | |
| | 0 0 | 1 2 3 | 0 | 3 | 2 | 1 | 0 | | | | | |
| | 4 4 | 5 6 7 | 4 | 7 | 6 | 5 | 4 | | | | | |
| | | · · · · | | | | - | - | - | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |
| | 2 ^k 4 | 2 ^k -3 2 ^k -2 2 ^k -1 | | 2 ^k -1 | 2 ^k -2 | 2 ^k -3 | 2 ^k -4 | | | | | |
| | 2 ^k -4 | | 2 ^k -4 | | | | | | | | | |
| | 2 -4 | | 2 -4 | | | | | | | | | |
| | (a) B | g-endian assignment | | (b) Li | ittle-endi | an assig | nment | | | | | |
| | (4) 2. | | | (0) 2. | | un ussig | | | | | | |
| | | | | | | | | | | | | |
| | The second bis of | | 1 1 | | | | . 1 f | 41 | | | | |
| | | idian is used when | - | | | | | | | | | |
| | | (the leftmostbytes) of | | | | | | | | | | |
| | | ering, where the lower | - | | | | | | | | | |
| | bytes (the rightm | ost bytes) of the word | l. In addit | ion to | specify | ing the | addres | s orde | ring | | | |
| | of bytes within a | word, it is also neces | sary to sp | ecify tl | ne label | ing of | bits wit | thin a l | oyte | | | |
| | or a word. The sa | ame ordering is also us | sed for lat | eling | bits wit | hin a b | yte, tha | t is, b7 | , b6, | | | |
| | , bo, from left | 6 | | e | | | - | | | | | |
| 6 | | rent types of address | ing Mode | es in d | etail | | | | | 10 | CO3 | L2 |
| | Scheme: | rent types of dates | | ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, | otun | | | | | 10 | 000 | |
| | | on with diagram for | aach maa | lage 1 | Manlea | | | | | | | |
| | - | on with diagram for | each mot | les: 1 | Warks | | | | | | | |
| | Solution | | | | | | | | | | | |
| | | | | | | | | _ | | | | |
| | Name | Assembler synta | x | Add | lressing | functio | m | | | | | |
| | Immediate | # Value | | Ope | rand = | Value | | _ | | | | |
| | Register | Ri | | - | = Ri | | | | | | | |
| | Absolute (Direc | | | | = LOC | | | | | | | |
| | Indirect | (Ri) (LOC) | | | = [Ri] = [LOC | 1 | | | | | | |
| | Index | X(Ri) | | | = [Ri] + | | | | | | | |
| | Base with index | | | | = [Ri] + | | v | | | | | |
| | Base with index and offset | X (Ri, Rj) | | EA | = [Ri] + | - [K]] + | л | | | | | |
| | Relative | X(PC) | | EA | = [PC] - | + X | | | | | | |
| | Auto increment | (Ri)+ | | | = [Ri]; 1 | | | | | | | |
| | Auto decrement | -(Ri) | | Dec | rement | KI; EA | – [кл] | | | | | |
| | EA = effective a | | | | | | | | | | | |
| | Value = a signed | l number | | | | | | | | | | |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | |

| In general, a program operates on data that reside in the computer's memory. The | se |
|--|-----|
| 1.Immediate mode: | |
| The operand is given explicitly in the instruction. | |
| Syntax: #Value | |
| Example : Move #200, R0 | |
| This instruction places the value 200 in register R0. Clearly, the Immediate mode is oused to specify the value of a source operand. | mly |
| 2.Register mode: | |
| The operand is the contents of a processor register; the name of the register is given in the instruction. | |
| Syntax: Ri | |
| Example : Move R2, R1 | |
| This instruction moves the content of Register R2 to Register R1 | |
| 3.Absolute or Direct mode: | |
| The operand is in a memory location; the address of this location is given explicitly in the instruction. | |
| Syntax: LOC | |
| Example: Move LOC, R2 | |
| This instruction moves the content in memory location LOC to Register R2 | |
| 4.Indirect mode: | |
| The effective address of the operand is the contents of a register that is specified in the instruction. | |
| Syntax: (Ri) | |
| Example: Add (R1),R0 | |
| | |
| Add (R1), R0 | |
| | |
| memory | |
| B Operand | |
| | |
| | |
| R1 B Register | |
| Figure 3.13: Indirect addressing | |
| | |



| 8.Relative mode: | | |
|--|--|--|
| The effective address is determined by the Index mode using the program counter in place of the general-purpose register Ri. | | |
| Syntax: X(PC) | | |
| $\mathbf{E}\mathbf{A} = \mathbf{X} + [\mathbf{P}\mathbf{C}]$ | | |
| Example: Branch > 0 LOOP | | |
| This instruction causes program execution to go to the branch target location identified by the name LOOP if the branch condition is satisfied. | | |
| This location can be computed by specifying it as an offset from the current value of the program counter. Since the branch target may be either before or after the branch instruction, the offset is given as a signed number. | | |
| 9. Auto-increment mode: | | |
| The effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of this register are automatically to point to the next item in a list. | | |
| Syntax: (Ri)+ | | |
| EA = [Ri]; Increment Ri | | |
| Example: Add (R2)+,R1 | | |
| 10. Auto-decrement mode: | | |
| The contents of a register specified in the instruction are first automatically decremented and are then used as the effective address of the operand. | | |
| Syntax: -(Ri) | | |
| Decrement Ri ; EA = [Ri] | | |
| Example: Add -(R2),R1 | | |

CCI

HOD