

USN No. 

--	--	--	--	--	--	--	--	--	--	--



Internal Assessment Test 2– Dec 2024

Sub:	<b>Digital Design and Computer Organization</b>				Sub Code:	BCS302	Branch:	ISE		
Date:	13-12-2024	Duration:	90 min's	Max Marks:	50	Sem / Sec:	03/ A,B,C		OBE	
<b><u>Answer any FIVE FULL QUESTIONS</u></b>								MARKS	CO	RBT
1	a. Define bus arbitration. Explain in detail the approaches of bus arbitration. b. Show with diagram the memory hierarchy with respect to speed, size and cost					5+5	CO4	L2		
2	What is DMA? Explain the hardware registers that are required in a DMA controller chip.Explain the use of DMA controller in a computer system with a neat diagram					10	CO4	L2		
3	Explain different mapping functions used in cache memory.					10	CO4	L2		
4	Explain with need diagram a single-bus structure connecting the memory to the processor					10	CO5	L2		
5	Explain a complete processor execution with a neat diagram					10	CO5	L2		
6	a.Explain the role of cache memory in pipelining. b.Explain the pipelining performance.					5+5	CO5	L2		

CI

CCI

HOD

USN No. 

--	--	--	--	--	--	--	--	--	--	--



Internal Assessment Test 2– Dec 2024

Sub:	<b>Digital Design and Computer Organization</b>				Sub Code:	BCS302	Branch:	ISE		
Date:	13-12-2024	Duration:	90 min's	Max Marks:	50	Sem / Sec:	03/ A,B,C		OBE	
<b><u>Answer any FIVE FULL QUESTIONS</u></b>								MARKS	CO	RBT
1	a. Define bus arbitration. Explain in detail the approaches of bus arbitration. b. Show with diagram the memory hierarchy with respect to speed, size and cost					5+5	CO4	L2		
2	What is DMA? Explain the hardware registers that are required in a DMA controller chip.Explain the use of DMA controller in a computer system with a neat diagram					10	CO4	L2		
3	Explain different mapping functions used in cache memory.					10	CO4	L2		
4	Explain with need diagram a single-bus structure connecting the memory to the processor					10	CO5	L2		
5	Explain a complete processor execution with a neat diagram					10	CO5	L2		
6	a.Explain the role of cache memory in pipelining. b.Explain pipelining performance.					5+5	CO5	L2		

CI

CCI

HOD

**Internal Assessment Test 2 – Dec 2024**  
**Scheme of Evaluation and Solution**

Sub:	Digital Design and Computer Organization	Sub Code:	BCS302	Branch:	ISE		
Date:	13.12.2024	Duration:	90 min's	Max Marks:	50		
		Sem/Sec:	III A, B & C		OBE		
<b>Answer any FIVE FULL Questions</b>					MARKS	CO	RBT
<p><b>1.a. Define bus arbitration. Explain in detail the approaches of bus arbitration.</b>  <b>Bus Arbitration (2 marks)</b>  <u>Bus arbitration is a mechanism used to manage and coordinate multiple devices' access to a shared bus system in a computer. When multiple devices simultaneously request bus access, the arbitration mechanism determines which device gets priority and control of the bus. (2M)</u>  <b>Approaches to Bus Arbitration: (3M -1M Each)</b></p> <ol style="list-style-type: none"> <li><b>1. Daisy Chain Arbitration:</b> <ul style="list-style-type: none"> <li>• <u>Devices are connected in a serial chain</u></li> <li>• <u>Bus request signal passes through each device sequentially</u></li> <li>• <u>Priority is determined by physical position in chain</u></li> <li>• <u>Advantages: Simple implementation, low cost</u></li> <li>• <u>Disadvantages: Unfair to devices at end of chain, propagation delay</u></li> </ul> </li> <li><b>2. Centralized Parallel Arbitration:</b> <ul style="list-style-type: none"> <li>• <u>Uses a central arbitration unit</u></li> <li>• <u>Each device has dedicated request and grant lines</u></li> <li>• <u>Priority encoder determines access based on fixed or rotating schemes</u></li> <li>• <u>Advantages: Faster than daisy chain, more flexible</u></li> <li>• <u>Disadvantages: More complex wiring, higher cost</u></li> </ul> </li> <li><b>3. Distributed Arbitration:</b> <ul style="list-style-type: none"> <li>• <u>Devices determine priority through self-selection</u></li> <li>• <u>Each device has unique ID number</u></li> <li>• <u>Devices simultaneously place IDs on bus</u></li> <li>• <u>Highest/lowest ID wins (depending on implementation)</u></li> <li>• <u>Advantages: Fair access, no central controller needed</u></li> <li>• <u>Disadvantages: Complex implementation</u></li> </ul> </li> </ol>					5	CO4	L2
<p><b>1.b. Show with diagram the memory hierarchy with respect to speed , size and cost</b>  <b>Diagram of Memory Hierarchy:(2M)</b>  <b>Key Characteristics of Memory Hierarchy(3M)</b></p> <ol style="list-style-type: none"> <li><b>1. Registers:</b> <ul style="list-style-type: none"> <li>• <u>Fastest access (&lt; 1ns)</u></li> <li>• <u>Very small capacity (bytes)</u></li> <li>• <u>Highest cost per bit</u></li> <li>• <u>Located in CPU</u></li> </ul> </li> <li><b>2. Cache Memory:</b> <ul style="list-style-type: none"> <li>• <u>Fast access (1-10ns)</u></li> <li>• <u>Small capacity (KB to MB)</u></li> <li>• <u>High cost per bit</u></li> <li>• <u>Located between CPU and main memory</u></li> </ul> </li> <li><b>3. Main Memory (RAM):</b> <ul style="list-style-type: none"> <li>• <u>Medium access speed (50-100ns)</u></li> <li>• <u>Medium capacity (GB)</u></li> <li>• <u>Moderate cost per bit</u></li> <li>• <u>Primary storage for active programs</u></li> </ul> </li> <li><b>4. Secondary Storage:</b> <ul style="list-style-type: none"> <li>• <u>Slow access (ms)</u></li> <li>• <u>Large capacity (TB)</u></li> <li>• <u>Lowest cost per bit</u></li> <li>• <u>Permanent storage</u></li> </ul> </li> </ol>					5	CO4	L2
<p><b>2. What is DMA? Explain the hardware registers that are required in a DMA controller chip. Explain the use of DMA controller in a computer system with a neat diagram</b>  <b>Defintion of DMA(2M)</b>                  DMA is a feature that allows certain hardware subsystems within a computer to access main system memory independently of the CPU. This enables data transfer between I/O devices and memory without continuous CPU intervention.</p>					10	CO4	L2

<p><b>Diagram (2M)</b></p> <p><b>Required Hardware Registers in DMA Controller: (3M)</b></p> <ol style="list-style-type: none"> <li>1. Memory Address Register (MAR): <ul style="list-style-type: none"> <li>• Holds the starting address for memory transfer</li> <li>• Updated after each transfer</li> <li>• Specifies source/destination in memory</li> </ul> </li> <li>2. Byte Count Register: <ul style="list-style-type: none"> <li>• Contains number of bytes to be transferred</li> <li>• Decremented after each transfer</li> <li>• Transfer stops when count reaches zero</li> </ul> </li> <li>3. Control Register: <ul style="list-style-type: none"> <li>• Contains control bits: <ul style="list-style-type: none"> <li>○ Read/Write control</li> <li>○ Transfer mode selection</li> <li>○ Interrupt enable/disable</li> <li>○ Status flags</li> <li>○ Operating mode bits</li> </ul> </li> </ul> </li> <li>4. Status Register: <ul style="list-style-type: none"> <li>• Indicates: <ul style="list-style-type: none"> <li>○ Transfer completion</li> <li>○ Error conditions</li> <li>○ Device status</li> <li>○ Ready/busy status</li> </ul> </li> </ul> </li> </ol> <p><b>DMA Operation: (3M)</b></p> <ol style="list-style-type: none"> <li>1. CPU initiates DMA transfer</li> <li>2. DMA controller takes control of system bus</li> <li>3. Transfer occurs directly between memory and I/O device</li> <li>4. DMA controller signals completion to CPU</li> <li>5. CPU resumes normal operation</li> </ol>			
<p><b>3. Explain different mapping functions used in cache memory. (3M)</b></p> <p><b>Definition of Cache Mapping Functions (1M)</b></p> <p>There are three main mapping functions used in cache memory:</p> <ol style="list-style-type: none"> <li>1. <b>Direct Mapping: (3M)</b> <ul style="list-style-type: none"> <li>• Simplest mapping technique</li> <li>• Each memory block mapped to only one cache line</li> <li>• Mapping formula: <math>i = j \text{ modulo } m</math> where <math>i =</math> cache line number <math>j =</math> memory block number <math>m =</math> number of lines in cache</li> <li>• Advantages: Simple implementation, low hardware cost</li> <li>• Disadvantages: Higher conflict miss rate</li> </ul> </li> <li>2. <b>Associative Mapping (Fully Associative): (3M)</b> <ul style="list-style-type: none"> <li>• Memory block can be mapped to any cache line</li> <li>• Content Addressable Memory (CAM) used for tag comparison</li> <li>• All tags compared simultaneously</li> <li>• Advantages: Most flexible, lowest miss rate</li> <li>• Disadvantages: Complex hardware, expensive, slower comparison</li> </ul> </li> <li>3. <b>Set-Associative Mapping: (3M)</b> <ul style="list-style-type: none"> <li>• Compromise between direct and associative mapping</li> <li>• Cache divided into sets, each with multiple lines</li> <li>• Memory block maps to specific set but can be placed anywhere within set</li> <li>• n-way set associative: n lines per set</li> <li>• Mapping formula: Set number = (Memory block address) modulo (Number of sets)</li> <li>• Common implementations: 2-way, 4-way, 8-way</li> <li>• Best balance of hardware complexity and hit rate</li> </ul> </li> </ol>	10	CO4	L2
<p><b>4.Explain with need diagram a single-bus structure connecting the memory to the processor (2 marks):</b></p> <p><b>Introduction and Overview of Single Bus (2 marks):</b></p> <ul style="list-style-type: none"> <li>• Definition of a datapath and its purpose.</li> <li>• Role of the datapath in facilitating communication between the processor and memory.</li> </ul> <p><input type="checkbox"/> <b>Components of the Datapath (4 marks):</b></p> <ul style="list-style-type: none"> <li>• Processor Registers (1 mark): <ul style="list-style-type: none"> <li>○ Role of registers (e.g., MAR, MDR) in memory communication.</li> </ul> </li> <li>• Address Bus (1 mark): <ul style="list-style-type: none"> <li>○ Used to specify memory locations.</li> <li>○ Unidirectional flow from processor to memory.</li> </ul> </li> <li>• Data Bus (1 mark):</li> </ul>	10	CO5	L2

<ul style="list-style-type: none"> <li>○ Transfers data between the processor and memory.</li> <li>○ Bidirectional flow.</li> <li>● Control Signals (1 mark): <ul style="list-style-type: none"> <li>○ Read/write control signals for memory operations.</li> </ul> </li> <li>□ <b>Step-by-Step Operation (1 marks):</b></li> <li>● <b>Addressing</b> <ul style="list-style-type: none"> <li>○ How the processor generates a memory address and sends it via the address bus.</li> </ul> </li> <li>● <b>Data Transfer</b> <ul style="list-style-type: none"> <li>○ Memory read: Memory sends data to the processor via the data bus.</li> <li>○ Memory write: Processor sends data to memory.</li> </ul> </li> <li>● <b>Synchronization</b> <ul style="list-style-type: none"> <li>○ Role of control signals (e.g., memory enable, write enable) in coordinating actions.</li> </ul> </li> </ul> <p><b>Diagram (3Mark)</b></p>			
<p><b>5.Explain a complete processor execution with a neat diagram</b></p> <p><b>Instruction Execution Cycle:</b></p> <p><b>Instruction Fetch (IF): (1 Mark)</b>  PC contents transferred to MAR  Memory read signal activated  Instruction loaded into MBR  Instruction transferred to IR  Program Counter incremented</p> <p><b>Instruction Decode (ID): (1 Mark)</b>  Opcode extraction from IR  Operand address calculation  Source operand fetch from registers  Control signal generation  Hazard detection</p> <p><b>Operand Fetch: For Register Operands: (1 Mark)</b>  Read from register file  Values placed in temporary registers</p> <p><b>For Memory Operands: (1 Mark)</b>  Address calculation  Memory access initiated  Data loaded into MDR  Transfer to ALU registers</p> <p><b>Execution (EX):</b>  ALU performs operation based on opcode  For arithmetic: Addition, subtraction, etc.  For logical: AND, OR, XOR, etc.  For shift: Left/right shifts  Condition codes set (Zero, Carry, etc.)</p> <p><b>Memory Access (MEM) if needed:</b>  Address computation complete  Memory read/write signals activated  Data transfer between memory and registers  Cache checking and updating</p> <p><b>Write Back (WB): (1 Mark)</b>  Results written to destination register  Status flags updated  Memory updated if store instruction  PC updated for branch instructions</p> <p><b>Control Unit Operations:</b>  Generates all control signals  Coordinates timing between stages  Manages pipeline flow  Handles interrupts and exceptions</p> <p><b>Example of ADD R1, R2, R3: (3Marks)</b>  Fetch ADD instruction  Decode: Identify ADD operation  Read R2, R3 values  Execute: R2 + R3  Write result to R1</p> <p><b>Diagram-2Marks</b></p>	10	CO5	L2

<p><b>6. a. Explain the role of cache memory in pipelining.</b>  <b>b. Explain pipelining performance.</b></p> <p><input type="checkbox"/> <b>Introduction and Definition (2 marks):</b></p> <ul style="list-style-type: none"> <li>• Definition of pipeline hazards.</li> <li>• Mention of their importance in instruction pipelining.</li> </ul> <p><input type="checkbox"/> <b>Types of Pipeline Hazards (6 marks):</b></p> <ul style="list-style-type: none"> <li>• Structural Hazards (2 mark): <ul style="list-style-type: none"> <li>○ Resource conflicts explained with an example.</li> </ul> </li> <li>• Data Hazards (2 marks): <ul style="list-style-type: none"> <li>○ Explanation and types (RAW, WAR, WAW).</li> <li>○ Mitigation techniques like forwarding or stalling.</li> </ul> </li> <li>• Control Hazards (2 mark): <ul style="list-style-type: none"> <li>○ Impact of branch instructions on the pipeline and strategies like branch prediction.</li> </ul> </li> </ul> <p><input type="checkbox"/> <b>Mitigation Techniques (2 marks):</b></p> <ul style="list-style-type: none"> <li>• Explanation of general methods to resolve pipeline hazards, including examples: <ul style="list-style-type: none"> <li>○ Hardware duplication for structural hazards.</li> <li>○ Data forwarding or stalling for data hazards.</li> <li>○ Branch prediction for control hazards.</li> </ul> </li> </ul>	10	CO5	L2
---	----	-----	----

CI

CCI

HOD