





Internal Assessment Test 2 – December 2024


Sub:	Digital Desig	gn and Cor	nputer Orga	nization		Sub Code:	BCS302	Bra	unch:	CSE	3	
Date:	10/12/2024	10/12/2024 Duration: 90 minutes Max Marks: 50 Sem / Sec: Answer any FIVE FULL Questions						I / A, B, C			OB	Е
		4	Answer any FI	VE FULL Ouesti	ons				М	IARK	СО	RBT
	•								S			
	a) Write a pro	•	an evaluate th	ne expression (A	A-B) ∙	+ (C*D) usin	g One and Tw	0	г	3+2]	3	L3
1	address ins	truction							L	512]	5	1.5
	Ans-											
	Two-Address		-									
	MOV R1, A		ve A into reg		•							
	SUB R1, B			R1 (R1 = A - I)	3)							
	MOV R2, C		love C into r	•								
	MUL R2, D		dd R2 (C * I	th R2 (R2 = C * \mathbb{R}^{1}	* D)							
	ADD R1, R2 MOV RESULT			l result from R1	linto	momory DE						
	MOV RESULI	, KI //N	Tove the fina	I result from K	i into	memory RE	SULI					
	One address											
	LOAD A		// Load A i	nto the accumu	lator							
	SUB B			from the accun		or						
	STORE T1		//Store the			~ -						
	LOAD C	/		the accumulato	r							
	MUL D			with the accum		r						
	STORE T2			ult (C * D) into								
	LOAD T1			o the accumulat								
	ADD T2			e accumulator (C = (A - B) +	(C * D))					
	STORE RESU			l result into RE								
	N.B- "//" are c	omment lin	ies									
	(b) Explain any	5 addressir	ig modes.						ſ	5]	3	L3
	Ans									5]	5	23
	The various form						an operand is c	alled				
	as "Addressing"		different type	es of Addressing	g Moc	les are						
	a) Register Add	e										
	b) Direct Addresc) Immediate Addres	•										
	d) Indirect Addr	U										
	e) Relative Add	•										
		0										
	a. REGISTER	ADDRESS	ING:									
	In this mode ope		ored in the re	gisters of CPU.	The n	ame of the re	gister is directl	у				
	specified in the				_							
	Ex: MOVE R1,	R2 Where F	R1 and R2 are	the Source and	Desti	nation registe	ers respectively	•				
	This	6 2011	C 1 4 C T	N1 1								
	instruction trans			-								
	into R2 register. This instruction does not refer memory for operands. The operands are directly											
	available in the		peranus are c	meetty								
	available in the	iegisters.							I			1





					Т	
	Effectiv = Content of Program Counter	re Address	ction			
						
	Opcode A					
			-			
		Operand				
	\downarrow)				
	Relative Addressing Mode Addressin	g Modes Memory				
	PC					
	Relative Addre	essing Mode				
N R Foll	owing is the summary o	f all addressing mod	es. Don't write only the table.			
		ric addressing modes	.s. Don't write only the table.			
	alan an and a salar data balanca data baha baha sayaba birda					
	Nапре	Assembler syntax	Addressing function			
	Immediate	#Value	Operand = Value			
	Register	Ri	$\mathbf{E}\mathbf{A} = \mathbf{R}i$			
	Absolute (Direct)	LOC	EA = LOC			
	Indirect	(Ri)	EA = [Ri]			
		(LOC)	EA = [LOC]			
	- Index	X(Ri)	$\mathbf{E}\mathbf{A} = [\mathbf{R}i] + \mathbf{X}$			
	Base with index	(Ri,Rj)	$\mathbf{E}\mathbf{A} = [\mathbf{R}i] + [\mathbf{R}j]$			
	Base with index and offset	X(Ri,Rj)	EA = [Ri] + [Rj] + X			
	Relative	X(PC)	EA = [PC] + X			
	Autoincrement	(Ri)+	EA = [Ri]; Increment Ri			
	Autodecrement	(R <i>i</i>)	Decrement Ri;			
			$EA=\{Ri\}$			
	ى يەرىپىيە يەتىرىكە بەرىپىيە يەتىيە بەرىپەر يەتىيە بەرىپەر يەتىيە بەرىپەر يەتىيە يەتىپەر يەتىيە يەتىپەر يەتىيە	na yanga ana pila 15 ki kipang perjaharan dari perjaman di kara dari bir dari kara di kara dari k	1998-1439 - 48-4993-1997-1997-1997-1997-1997-1997-1997-1			
	·; EA = effective address Value = a signed num	ber				
What is Ans-	cache memory ? Explain	different type of cache	mapping function.	[10]	4	L2
	What is pipeline ? Explain	different pipeline haz	ards.	[5]	5	L2
			rganizing concurrent	[J]	5	1.2
-	in a computer syste		-			
÷			n instruction into separate c task. This allows multiple			
			in a "pipeline," significantly			
	ing instruction thro		· · / / · · · ·			
	ecution of an instruc	ction in a pipeline	is divided into stages, such			
as:					1	1

	Instructio operation a		• •	ecode the		uon and	luenti	iy the			
	Execute (I	-		peration	(e.g. ari	ithmetic	or logi	c).			
	Memory A	•		-			-	,			
	required.		,			,	j	,			
5.	Write Bac	k (WB): W	/rite the	result ba	ick to the	e register					
Each s	stage works	s concurr	ently on	a differer	nt instru	ction. Fo	or exan	nple:			
•	While instr	ruction 1	is in the	Decode	stage, in	struction	n 2 is in	n the			
	Fetch stage	e, and ins	struction	3 can er	nter the p	pipeline.					
	Clock Cycle	IF	ID	EX	MEM	WB					
	1	Instr 1									
	2	Instr 2	Instr 1								
	3	Instr 3	Instr 2	Instr 1							
	4	Instr 4	Instr 3	Instr 2	Instr 1						
•	5	Instr 5	Instr 4	Instr 3	Instr 2	Instr 1					
Any con	dition that ca	uses the nin	eline to sta	ll is called :	a hazard						
-	it types hazard				u 11u2ul U.						
	n types hazalt	15 al C -									
1	A A / A	.			4	4	• • •				
	A data hazar	-						tion			
	operands of a pipeline. As a							ctallc			
	Control haza										
		it us of misu	ruction na	Larus. The	DIDENNE III	av also be	sianeu i	ecause			
	of a delay in :	the availahi	ility of an i	instruction			Stante a c	Jeeuuse			
	of a delay in a second		-		1 .		5	Jeeuuse			
For	example, this	may be a re	esult of a n	niss in the	n. cache .						
For (3)	example, this A third type	may be a re <mark>of hazard</mark> k	esult of a n	niss in the <mark>structural</mark>	n. cache . <mark>. hazard</mark> : T	This is the s	situation	n when			
For (3)	example, this	may be a re <mark>of hazard</mark> k	esult of a n	niss in the <mark>structural</mark>	n. cache . <mark>. hazard</mark> : T	This is the s	situation	n when			
For (3)	example, this A third type two instructi	may be a re of hazard k ons require	esult of a n cnown as a e the use of	niss in the o <mark>structural</mark> f a given ha	n. cache . <mark>. hazard</mark> : T	This is the s	situation	n when			
For (3)	example, this A third type	may be a re of hazard k ons require	esult of a n cnown as a e the use of	niss in the o <mark>structural</mark> f a given ha	n. cache . <mark>. hazard</mark> : T	This is the s	situation	n when	[5]	5	
For (3)	example, this A third type two instructi Explain exect	may be a re of hazard k ons require	esult of a n cnown as a e the use of	niss in the o <mark>structural</mark> f a given ha	n. cache . <mark>. hazard</mark> : T	This is the s	situation	n when	[5]	5	
For (3) (b) Explain	example, this A third type two instructi Explain exect	may be a re of hazard k ons require ution steps fo	esult of a n cnown as a e the use of	niss in the o <mark>structural</mark> f a given ha	n. cache . <mark>. hazard</mark> : T	This is the s	situation	n when			
For (3) (b) Explain Ans-	example, this A third type two instructi Explain execu Ans-	may be a re of hazard k ons require ution steps for ganization	esult of a n known as a e the use of or ADD (R	niss in the o structural f a given ha 3),R1	n cache . <mark>hazard</mark> : T ardware ro	This is the sesource at	situation the sam	n when ne time	[5]	5 5 5	
For (3) (b) Explain Ans- Here th	example, this A third type two instructi Explain execu Ans- a single bus or ne processor c	may be a re of hazard k ons require ution steps for ganization	esult of a n known as a e the use of or ADD (R	niss in the o structural f a given ha 3),R1	n cache . <mark>hazard</mark> : T ardware ro	This is the sesource at	situation the sam	n when ne time			
For (3) (b) Explain Ans- Here th instruct	example, this A third type two instructi Explain exect Ans- a single bus or the processor c ions.	may be a re of hazard k ons require ution steps for ganization contains only	esult of a n cnown as a e the use of or ADD (R	niss in the structural f a given ha 3),R1	n. cache . hazard: T ardware ro	This is the sesource at	situation the sam	n when ne time			
For 3) (b) Explain Ans- Here th instruct ALU and	example, this A third type two instructi Explain exect Ans- a single bus or a processor c ions. d all the regis	may be a re of hazard k ons require ution steps for ganization contains only ters are inter	esult of a n cnown as a e the use of or ADD (R y a single b rconnected	niss in the structural f a given ha 3),R1 ous for the r	n. cache . hazard: T ardware re novement o le Commo	This is the sesource at	situation the sam	n when he time			
For (3) (b) Explain Ans- Here th instruct ALU and Data & a	example, this A third type two instructi Explain exect Ans- a single bus or the processor c ions.	may be a re of hazard k ons require ution steps for ganization contains only ters are inter of the extern	esult of a n cnown as a e the use of or ADD (R y a single b rconnected	niss in the structural f a given ha 3),R1 ous for the r	n. cache . hazard: T ardware re novement o le Commo	This is the sesource at	situation the sam	n when he time			
For (3) (b) Explain Ans- Here th instruct ALU and Data & a via MDI	example, this A third type two instructi Explain exect Ans- a single bus or the processor c ions. d all the regis address lines of	may be a re of hazard k ons require ution steps for ganization contains only ters are inter of the extern pectively.	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memor	niss in the structural f a given ha 3),R1 ous for the r via a Sing y-bus is co	n. cache . hazard: T ardware re novement o le Commo	This is the sesource at	situation the sam	n when he time			
For (3) (b) Explain Ans- Here the instruct ALU and Data & a via MDH MDR ha MAR"s	example, this A third type two instructi Explain exect Ans- a single bus or the processor c ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn	may be a re of hazard k ons require ution steps for ganization contains only ters are inter of the extern pectively. d 2 outputs. ected to inter	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memor Data may ernal-bus; N	niss in the structural f a given ha 3),R1 ous for the r via a Singl y-bus is co be loaded MAR ^{**} s outj	n. cache . hazard: T ardware ro novement of le Commo nnected to	This is the sesource at of data, add n Bus (Fig the interna	situation the sam dress and ure). 1 process	n when he time			
For 3) (b) Explain Ans- Here th instruct ALU and Data & a via MDH MDR ha MAR"s (address	example, this A third type two instructi Explain exect Ans- a single bus or the processor c ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn- sent from pro-	may be a re of hazard k ons require ation steps for ganization contains only ters are inter- of the extern pectively. d 2 outputs. ected to inter- pocessor to m	esult of a n cnown as a e the use of or ADD (R y a single b rconnected hal memor Data may ernal-bus; M hemory only	niss in the structural f a given ha 3),R1 ous for the r via a Singl y-bus is co be loaded MAR [*] s outj y)	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn	This is the sesource at of data, add n Bus (Fig the interna	situation the sam dress and ure). 1 process	n when he time			
For (3) (b) 1 Explain Ans- Here th instruct ALU and Data & a via MDH MDR ha MAR"s (address Instru	example, this A third type two instructi Explain exect Ans- a single bus or be processor c ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn sent from pro	may be a re of hazard k ons require ation steps for ganization contains only ters are inter- of the extern of the extern pectively. d 2 outputs. ected to inter- pcessor to m coder & C	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memor Data may ernal-bus; M nemory only Control	niss in the structural f a given ha 3),R1 ous for the r via a Sing y-bus is co be loaded MAR''s outj y) Unit is r	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn responsible	This is the sesource at of data, add n Bus (Fig the interna ected to ex ble for	dress and ure). 1 process ternal- b	n when he time d sor-bus bus.			
For (3) (b) 1 (b) 1 Explain Ans- Here th instruct ALU and Data & a via MDH MDR ha MAR"s (address Instru → Decc	example, this A third type two instructi Explain exect Ans- a single bus or the processor of ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn- sent from pro- coding the inst	may be a re of hazard k ons require ation steps for ganization contains only ters are inter- of the extern of the extern pectively. d 2 outputs. ected to inter- pcessor to m coder & C	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memor Data may ernal-bus; M nemory only Control	niss in the structural f a given ha 3),R1 ous for the r via a Sing y-bus is co be loaded MAR''s outj y) Unit is r	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn responsible	This is the sesource at of data, add n Bus (Fig the interna ected to ex ble for	dress and ure). 1 process ternal- b	n when he time d sor-bus bus.			
For (3) (b) 1 Explain Ans- Here th instruct ALU and Data & a via MDH MDR ha MAR"s (address Instru	example, this A third type two instructi Explain exect Ans- a single bus or the processor of ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn- sent from pro- coding the inst	may be a re of hazard k ons require ation steps for ganization contains only ters are inter- of the extern of the extern pectively. d 2 outputs. ected to inter- pcessor to m coder & C	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memor Data may ernal-bus; M nemory only Control	niss in the structural f a given ha 3),R1 ous for the r via a Sing y-bus is co be loaded MAR''s outj y) Unit is r	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn responsible	This is the sesource at of data, add n Bus (Fig the interna ected to ex ble for	dress and ure). 1 process ternal- b	n when he time d sor-bus bus.			
For (3) (b) 1 Explain Ans- Here th instruct ALU and Data & a via MDH MDR ha MAR"s (address Instru → Decco processo	example, this A third type two instructi Explain exect Ans- a single bus or the processor of ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn- sent from pro- coding the inst	may be a re of hazard k ons require ation steps for ganization contains only ters are inter- of the extern of the extern pectively. d 2 outputs. ected to inter- ocessor to m coder & C	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memor Data may ernal-bus; M nemory only Control issuing th	niss in the o structural f a given ha 3),R1 ous for the r via a Sing y-bus is co be loaded MAR''s outj y) Unit is r e control-s	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn- responsil ignals to a	This is the sesource at of data, add n Bus (Fig the interna ected to ex ble for .ll the units	dress and ure). 1 process ternal- b	n when he time d sor-bus bus.			
For (3) (b) (5) Explain Ans- Here the instruct ALU and Data & a via MDH MDR ha MAR''s (address Instru \rightarrow Decco processo \rightarrow imple	example, this A third type two instructi Explain exect Ans- a single bus or the processor or ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn- sent from pro- coding the inst or. ementing the	may be a re of hazard k ons require ation steps for ganization contains only ters are inter- of the extern spectively. d 2 outputs. ected to inter- pectively. d 2 outputs. ected to inter- pectation and actions spe	esult of a n cnown as a e the use of or ADD (R y a single b rconnected hal memory Data may ernal-bus; M hemory only Control l issuing th ecified by t	niss in the o structural f a given ha 3),R1 ous for the r via a Singl y-bus is co be loaded MAR''s outj y) Unit is r e control-s he instruct	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn- responsil ignals to a ion (loaded)	This is the sesource at esource at of data, add n Bus (Fig the interna ected to ex ble for all the units d in the IR	situation the sam dress and ure). 1 process ternal- b s inside f .).	n when he time			
For (3) (b) (2) Explain Ans- Here th instruct ALU and Data & a via MDH MDR ha MAR''s (address Instru \rightarrow Decc processo \rightarrow imple Proces	example, this A third type two instructi Explain exect Ans- a single bus or the processor or ions. d all the regis address lines or a & MAR res as 2 inputs and input is conn- sent from pro- coding the inst or. ementing the ssor Regist	may be a re of hazard k ons require ution steps for ganization contains only ters are inter of the extern pectively. d 2 outputs. ected to inter pects or to m coder & C ruction and actions spe ters - Reg	esult of a n cnown as a e the use of or ADD (R y a single b rconnected hal memory Data may ernal-bus; M hemory only Control l issuing th ecified by t	niss in the o structural f a given ha 3),R1 ous for the r via a Singl y-bus is co be loaded MAR''s outj y) Unit is r e control-s he instruct	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn- responsil ignals to a ion (loaded)	This is the sesource at esource at of data, add n Bus (Fig the interna ected to ex ble for all the units d in the IR	situation the sam dress and ure). 1 process ternal- b s inside f .).	n when he time			
For (3) (b) Explain Ans- Here the instruct ALU and Data & a via MDH MDR ha MAR''s (address Instru → Decco processo → imple Genera	example, this A third type two instructi Explain exect Ans- a single bus or the processor or ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn- sent from pro- coding the inst or. ementing the	may be a re- of hazard k ons require ution steps for ganization contains only ters are inter- of the extern of the extern opectively. d 2 outputs. ected to inter- coder & C ruction and actions spe Register.	esult of a n cnown as a e the use of or ADD (R y a single b rconnected hal memory Data may ernal-bus; N hemory only Control l issuing th ecified by t gister RO	niss in the o structural f a given ha 3),R1 ous for the r via a Sing y-bus is co be loaded MAR''s outj y) Unit is r e control-s he instruct through	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn responsil ignals to a ion (loaded R(n-1) a	This is the sesource at esource at of data, add n Bus (Fig the interna ected to ex ble for .ll the units d in the IR .re also c	situation the sam dress and ure). 1 process ternal- b s inside f .).	n when he time			
For (3) (b) (3) Explain Ans- Here the instruct ALU and Data & a via MDH MDR ha MAR''s (address Instru \rightarrow Decco processod \rightarrow imple Genera The pro	example, this A third type two instructi Explain exect Ans- a single bus or the processor of ions. d all the regis address lines of R & MAR res as 2 inputs and input is connu- sent from pro- ction Dec oding the inst or. ementing the ssor Regist al Purpose	may be a re- of hazard k ons require ation steps for ganization contains only ters are inter- of the extern pectively. d 2 outputs. ected to inter- pectively. d 2 outputs. ected to inter- pectively. d 2 outputs. ected to inter- pectively. d 2 outputs. ected to spec- coder & C ruction and actions spec- ters - Reg Register.	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memory Data may ernal-bus; M nemory only Control l issuing th ecified by t gister RO se registers	niss in the o structural f a given ha 3),R1 ous for the r via a Singl y-bus is co be loaded MAR''s outp y) Unit is r e control-s he instruct through s for genera	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn- responsil- ignals to a ion (loaded R(n-1) a al-purpose	This is the sesource at esource at of data, add n Bus (Fig the interna ected to ex ble for all the units d in the IR are also conserve.	situation the sam dress and ure). 1 process ternal- b s inside). alled a	n when he time			
For (3) (b) (3) Explain Ans- Here the instruct ALU and Data & a via MDH MDR ha MAR''s (address Instru \rightarrow Decco processod \rightarrow imple Genera The pro	example, this A third type two instructi Explain exect Ans- a single bus or the processor or ions. d all the regis address lines of R & MAR res as 2 inputs and input is conn- sent from pro- coding the inst or. ementing the ssor Regist al Purpose grammer can	may be a re- of hazard k ons require ation steps for ganization contains only ters are inter- of the extern pectively. d 2 outputs. ected to inter- pectively. d 2 outputs. ected to inter- pectively. d 2 outputs. ected to inter- pectively. d 2 outputs. ected to spec- coder & C ruction and actions spec- ters - Reg Register.	esult of a n cnown as a e the use of or ADD (R y a single b rconnected nal memory Data may ernal-bus; M nemory only Control l issuing th ecified by t gister RO se registers	niss in the o structural f a given ha 3),R1 ous for the r via a Singl y-bus is co be loaded MAR''s outp y) Unit is r e control-s he instruct through s for genera	n. cache . hazard: T ardware re novement of le Commo nnected to put is conn- responsil- ignals to a ion (loaded R(n-1) a al-purpose	This is the sesource at esource at of data, add n Bus (Fig the interna ected to ex ble for all the units d in the IR are also conserve.	situation the sam dress and ure). 1 process ternal- b s inside). alled a	n when he time			



(4 to 8 bibs/ The device sends a special code to the processor over the bus. · The code contains à identification of the device, starting address of ISR, address of the branch to ISR (if ISR not at that location). The evention pointed to by the intersupting device is used to store the starting address of the intercupt service rontine. This address is called interrupt vector. Provessor reads it and loads it into PC. when the processod is Ready to receive intersupt-rector code, it a may activate intersupt-acknowledge line, INTA. The I/O device responds by sending its intersuptvector code and turning off the INTR signal, NECTORED INTERRUPTS Device requesting an interrupt identifies itself directly to he processor.

CI

CCI

HoD