

Internal Assessment Test 2 – December 2024

CI CCI HoD --

Internal Assessment Test 2 – December 2024

CI CCI HoD --

USN

In polling, the CPU periodically checks each device (or interrupt controller) to see if any device has raised an interrupt. The CPU does not automatically respond to an interrupt until it checks each device.

Working:

- The CPU regularly checks the status of each device to determine if it needs attention.
- The CPU queries all devices and handles the interrupt for the device that has requested it.
- Polling can waste CPU cycles if no device has raised an interrupt, as the CPU keeps checking.

Sketch for Polling:

mathematica Copy code

+-------------------------+ | CPU Checks Device A | | for Interrupt | +
+-------------------------+

|

Τ

┐

Each block of memory will be mapped to exactly one line in the cache.

- **● Advantages:**
	- **○ Simple and fast, since each block of memory is mapped to a specific cache line.**
	- **○ Low hardware complexity.**
- **● Disadvantages:**
	- **○ Conflict misses: If multiple memory blocks map to the same cache line, they will overwrite each other. This results in cache misses, even if there is enough space in the cache overall.**

2. Fully Associative Cache

In a fully associative cache, any block of memory can be placed in any cache line. There is no restriction on which memory block goes into which line of the cache.

How it works:

- **● The memory address is divided into two parts: Tag and Block offset.**
	- **○ Tag: Identifies the block of data being referenced.**
	- **○ Block offset: Indicates the location within the block.**
- **● There is no "index" part because any cache line can hold any block of data.**

Example:

If you have a cache with 4 lines and memory with 16 blocks, any block of memory can be placed in any of the 4 cache lines.

- **● Advantages:**
	- **○ No conflict misses since there are no restrictions on which cache line a block can occupy.**
	- **○ Better for scenarios where data access patterns are unpredictable.**

● Disadvantages:

○ Slower lookup: Since any block can be stored in any line, checking if the block is in the cache involves searching all cache lines. This requires more time and complexity, making it slower than direct-mapped caches.

○ Higher hardware complexity: Requires extra logic to manage the mapping and searching of cache lines.

3. Set-Associative Cache

A set-associative cache is a compromise between direct-mapped and fully associative caches. In this type of cache, the cache is divided into multiple

sets, and each set contains multiple lines. A block of memory can be placed in any line within a set, but it cannot be placed in just any line across the entire cache.

How it works:

- **● The memory address is divided into three parts: Tag, Set index, and Block offset.**
	- **○ Tag: Identifies the block of data.**
	- **○ Set index: Determines which set in the cache the block will go to.**
	- **○ Block offset: Specifies the location within the block.**
- **● The cache is divided into NNN sets, and each set contains MMM cache lines. A block can be mapped to any line within its assigned set.**

Example:

If you have a cache with 4 sets and 2 lines per set, a block of memory will be placed in one of the two lines within the set determined by the set index. If a block from memory maps to a set with available space, it is stored there.

- **● Advantages:**
	- **○ Fewer conflict misses than direct-mapped cache because each set contains multiple lines. This allows for some flexibility in where blocks of data can be stored.**
	- **○ Faster lookups compared to fully associative caches since only a subset of cache lines needs to be searched.**
- **● Disadvantages:**
	- **○ More complex than direct-mapped cache but less complex than fully associative cache.**
	- **○ Performance depends on the number of sets and lines in each set. If there are too many sets or too few lines per set, cache performance may degrade.**

Comparison of Mapping Techniques Mapping Type Comple xity Lookup Conflict Misses Cache Speed Miss Rate Hardwar e Cost Direct-Ma pped Low Fast High (if collisions occur) High (in some cases) Low

The ALU typically consists of:

- **Inputs**: The ALU receives two inputs (A and B), which are usually numbers stored in registers or provided by memory.
- **Control Unit**: The control unit of the CPU sends control signals to the ALU, specifying which operation the ALU should perform.
- **ALU Operation Control Lines**: The ALU has control lines that select the operation, such as:
	- Add, Subtract, AND, OR, etc.
- **Output**: The result of the operation is returned as output (often to a register or memory).

ALU Example: Addition and Logical AND Operations

Let's consider two 4-bit numbers, $A = 1011$ (binary) and $B = 0110$ (binary), and examine the ALU operations that could be performed on them.

```
1. Addition Operation (A + B)
```
In this case, the ALU will perform a binary addition operation on the two numbers **A** and **B**.

 $A = 1011$ **B = 0110**

The ALU performs the following operation (from least significant bit to most significant bit):

sql

Copy code

1011

 $+ 0110$

```
------
```

```
10001 (Result: 10001 in binary, which is 17 in decimal)
```
● The carry bit is 1, so the final result is **10001** (which is 17 in decimal).

2. Logical AND Operation (A AND B)

The ALU can also perform logical operations. In this case, we will perform a **bitwise AND** operation on the two numbers **A** and **B**.

 $A = 1011$ **B = 0110**

The bitwise AND operation compares each bit of **A** and **B** and outputs 1 if both bits are 1, otherwise, it outputs 0.

less Copy code $A = 1011$

 $B = 0110$

```
----------
A AND B = 0010 (Result: 0010 in binary, which is 2 in
decimal)
```
● The **AND** operation between these two binary numbers results in **0010** (which is 2 in decimal).

Step-by-Step ALU Operation Example

Let's break down the addition and logical AND operations in detail, assuming that the ALU is controlled by a set of control signals that select the operation (such as addition or AND).

Step 1: ALU Setup

- The processor has the two input operands, **A** and **B**, ready in the registers (or fetched from memory).
- The **Control Unit** sends control signals to the ALU, telling it which operation to perform (e.g., addition or AND).

Step 2: ALU Operation – Addition

- For addition, the control signals tell the ALU to use an **add** operation.
- The ALU performs a **binary addition** of **A** and **B**.

First, the bits are aligned:

css

Copy code

 $A = 1011$

 $B = 0110$

- Ω
- Then, each bit is added starting from the least significant bit, handling any carry-over from the previous addition.
- The result is stored in a temporary register and eventually written back to a result register or memory.

Step 3: ALU Operation – Logical AND

- For the **AND** operation, the control signals instruct the ALU to perform the logical AND operation between **A** and **B**.
- Each bit of **A** is compared with the corresponding bit of **B**, and the result is stored.
	- **A**: 1011
	- **B**: 0110
	- **A AND B**: 0010 (binary result)

Step 4: ALU Output

● After performing the operation (addition or AND), the ALU outputs the result. In the case of addition, it would be **10001**, and for the AND operation, it would be **0010**.

In the **decode** phase, the instruction in the IR is decoded to determine what action the CPU needs to perform. The instruction is typically broken down into its components, which include:

- **Opcode**: Specifies the operation (e.g., ADD, MOV, SUB).
- **Operands**: Specifies the data or addresses on which the operation should be performed. These could be immediate values, registers, or memory addresses.

The **Control Unit (CU)** is responsible for decoding the instruction. It interprets the opcode and generates the necessary control signals to carry out the operation.

- **Operand Fetching**: If the instruction requires data from memory or a register, the Control Unit fetches the operands (the source data for the operation) from the appropriate registers or memory addresses. These operands could be in the **Register File** or in memory.
- **Address Calculation**: For instructions involving memory access, the effective address is calculated (e.g., adding an offset to a base address).

The decoded instruction is now ready to be executed.

Step 3: Execute the Instruction

In the **execute** phase, the processor performs the actual operation defined by the instruction. This could involve arithmetic or logical operations, data movement, or control flow changes. The ALU (Arithmetic Logic Unit) is typically used for arithmetic or logical operations, while the data path handles data movement.

Possible actions during execution:

- **Arithmetic or Logical Operations**: If the instruction is an arithmetic or logical operation (e.g., ADD, SUB, AND, OR), the operands are processed by the ALU.
- **Data Transfer**: For instructions like MOV (move), data is transferred from one location (e.g., memory to a register, or register to memory).
- **Control Flow Change**: If the instruction is a jump, branch, or call, the **Program Counter (PC)** is updated to the address specified by the instruction (for example, setting the PC to a new location).
- **Memory Access**: For load/store instructions, data is read from or written to memory.

Step 4: Write Back the Result (if needed)

If the instruction involves a result that needs to be stored (e.g., a result from an

addition), the result is written back to the destination location, which could be:

- A **register** in the Register File.
- **Memory** (if the instruction involves a store operation).

This step completes the execution of the instruction.

Control Signals and the Role of the Control Unit

The **Control Unit (CU)** plays a crucial role throughout the instruction cycle. It generates control signals that dictate the behavior of various components of the CPU. These signals include:

- **Memory Read/Write**: Indicates whether data should be read from or written to memory.
- **ALU Control**: Specifies the operation to be performed by the ALU (e.g., addition, subtraction, etc.).
- **Register Read/Write**: Determines whether data should be read from or written to a register.
- **PC Update**: Controls the increment or modification of the program counter.

The control signals ensure the correct sequence of events in the instruction cycle.

Example: Executing an Instruction

Let's walk through an example using a simple instruction in an imaginary CPU:

ADD R1, R2, R3

This instruction adds the contents of registers **R2** and **R3**, then stores the result in **R1**.

Step 1: Fetch the Instruction

- 1. The program counter (PC) holds the address of the instruction **ADD R1, R2, R3**.
- 2. The address is loaded into the Memory Address Register (MAR).
- 3. The CPU reads the instruction from memory and places it in the Instruction Register (IR).
- 4. The PC is incremented to the next instruction address.

Step 2: Decode the Instruction

- 1. The Control Unit reads the opcode **ADD** from the instruction in the IR.
- 2. The Control Unit determines that the ALU should perform an **addition** operation.

6 a

Pipelining is a technique used in computer architecture and data processing where multiple stages or tasks are executed simultaneously in a sequence, with each stage processing a different part of the task. It allows for the overlap of operations, meaning while one stage is processing data, the next stage can begin working on new data, resulting in improved overall throughput.

In simpler terms, pipelining allows a system to work on multiple tasks concurrently by breaking them into smaller, independent stages that can be processed in parallel.

Example of Pipelining

Consider a simple **5-stage instruction pipeline** in a CPU. Each instruction goes through 5 stages:

- 1. **Fetch (IF)**: Retrieve the instruction from memory.
- 2. **Decode (ID)**: Decode the instruction to understand what operation it needs to perform.
- 3. **Execute (EX)**: Perform the operation (e.g., arithmetic, logic, etc.).
- 4. **Memory (MEM)**: Access memory (read/write).
- 5. **Write-back (WB)**: Write the result back to the register.

These stages work in parallel for multiple instructions. Let's see how it works with a simple example:

Instructions:

- 1. **Instruction 1**: Add A and B
- 2. **Instruction 2**: Subtract C from D
- 3. **Instruction 3**: Multiply E and F

Pipeline Stages:

Assume that each instruction takes one clock cycle per stage, and each stage is independent. Without pipelining, each instruction would require 5 cycles to complete. However, with pipelining, each stage works concurrently, as shown in the following timeline:

Performance of Pipelining

- **Increased Throughput**: As the stages are overlapped, each instruction begins its next stage in a subsequent cycle, allowing more instructions to complete in a given period of time. In the example above, after the pipeline is filled (i.e., after 5 cycles), one instruction completes every cycle.
- **Throughput = 1 instruction per cycle** (after pipeline is filled). This is an improvement over the non-pipelined approach, which would have taken 15 cycles for 3 instructions (5 cycles per instruction).
- **Latency**: The time it takes for a single instruction to go from start to finish remains the same (5 cycles), but the total time for multiple instructions reduces because of concurrent processing.

Example:

Without pipelining:

• **3 instructions**: $3 \times 5 = 15$ cycles

With pipelining:

● **3 instructions**: 5 cycles to fill the pipeline, then 1 cycle for each instruction

