TICNT					
ODI					



#### Internal Assessment Test 2 – December 2024

								-					
Su	ıb:	Digital De	sign and Co	omputer Or	ganization		Sub Code:	BCS302	Brai	nch:	AIM	L	
Dat	te:	13/12/24	Duration:	90 minutes	Max Marks:	50	Sem/Sec:	III ·	-A, B	, C		OBE	
			Ans	wer any FIV	/E FULL Qu	estior	<u>IS</u>			MAI	RKS	со	RBT
1	a	Explain Dir	Explain Direct Memory Access with neat diagram[10]4L2										
2	a	With neat sketches, explain various methods for handling multiple Interrupts requests raised by Multiple devices.[10]							4	L1			
3	a	What is Ca	che memory	? Analyze th	ne three mappi	ing fu	nctions of C	ache memo	ry.	[1	0]	4	L2
4	a	Illustrate in	detail the A	LU operatio	on in a process	or wit	h example.			[1	0]	5	L3
5	a	Analyze ho	ow does exec	cution of a co	omplete instru	ction	carry out			[1	5	L3	
6	a	What is pip	elining? Ex	plain the per	formance of th	ne pip	eline with ar	n example.		[1	0]	5	L2

CI

\_\_\_\_

# CCI

HoD

USN
-----

Su	b:	Digital De	sign and Co	omputer Or	ganization		Sub Code:	BCS302	Bra	nch:	AIM	[L	
Dat	te:	13/12/24	Duration:	90 minutes	Max Marks:	50	Sem/Sec:	III	-A, B	, C		OBE	
			Ans	wer any FIV	/E FULL Qu	estion	IS			MAI	RKS	СО	RBT
1	a	Explain Dir	rect Memory	Access with	h neat diagran	1				[1	0]	4	L2
2	a	With neat sketches, explain various methods for handling multiple Interrupts requests raised by Multiple devices.[10]							0]	4	L1		
3	a	What is Ca	che memory	? Analyze th	ne three mappi	ng fu	nctions of C	ache memo	ery.	[1	0]	4	L2
4	a	Illustrate in detail the ALU operation in a processor with example. [10]						0]	5	L3			
5	a	Analyze how does execution of a complete instruction carry out [10]						5	L3				
6	a	What is pip	elining? Ex	plain the per	formance of th	ne pip	eline with an	n example.		[1	0]	5	L2


CI	CCI	HoD





# USN



Sub:	Digital Design and C	omputer Or	ganization		Sub Code:	BCS302	Branch	AIMI		
Date:	13/12/24 Duration:	90 minutes	Max Marks:	50	Sem/Sec:		III	-	C	)BE
	<u>A</u>	iswer any F	IVE FULL Q	uestic	<u>ons</u>			MARKS	со	RBT
1 a	Explain Direct Mem Direct Memory Access hard drives, sound cards (RAM) directly, withou offloading data transfer movement. How DMA Works 1. Peripheral Dev to transfer data t 2. DMA Controlle controller. The I 3. DMA Controlle o It sends a o Once the	(DMA) is a s, or network t involving t tasks from t s: ice Request o or from me or (DMAC): DMA control or Actions: a request to t CPU ackno memory bus The DMA c ne memory v ice the trans: CPU, notifyin (IA: The DMA the memory v ice the trans: CPU, notifyin (IA: The DMA the memory bus The DMA c ne memory the the memory v ice the trans: CPU, notifyin (IA: The DMA the memory DMA: The I e of data at a ng moved. (IA: The DMA the memory DMA: The I e of data at a ng moved. (IA: The DMA the memory DMA: The I e of data at a ng moved. (IA: The DMA the memory DMA: The I e of data at a ng moved. (IA: The DMA the memory DMA: The I e of data at a ng moved. (IA: The DMA the memory DMA: The I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory DMA the I e of data at a ng moved. (IA: The DMA the memory (IA: The DMA the	with neat diagr with neat diagr a feature that al c interfaces) to he CPU. DMA he CPU, enable c and the CPU, enable emory. The peripheral ler manages the che CPU to gra- wledges, the D c. ontroller move vithout involvi fer is complete ing it that the tr IA controller the during the tran DMA controller the during the tran DMA controller the controller the during the tran DMA controller the during the tran offloads data the faster than inve Enables high-sp	ram llows acces impring fa device l sence and account account of a sence and account account and account account and account account and account account and account account and account account and account	peripheral des s the system oves system ster and more e (e.g., a disl ls a request the a transfer pro- controller tal- data directly e CPU. DMA contron r is done. rs data in but ls a cycle of CPU to conti- ers data in blue he CPU is loc er tasks, free pommunication g the CPU.	's main me performan re efficient a controller o the DMA ocess. ory. a control between th ller sends a ursts, and th the CPU's nue proces ocks witho ocked out d ing the CP on between	mory ce by data	[10]	4	RB <sup>-</sup>








Working:


- The CPU regularly checks the status of each device to determine if it needs attention.
- The CPU queries all devices and handles the interrupt for the device that has requested it.
- Polling can waste CPU cycles if no device has raised an interrupt, as the CPU keeps checking.


Sketch for Polling:

mathematica Copy code

#### +-----+ | CPU Checks Device A | | for Interrupt | +-----+







Cache memory is a small, high-speed memory located between the CPU and the main memory (RAM). Its primary purpose is to store frequently accessed data and instructions to improve the speed and efficiency of the system. The cache is faster than the main memory, and it helps reduce the time it takes for the CPU to access data, significantly boosting system performance.	[10]	4	L
Cache memory works by storing copies of data from the main memory, so when the CPU requests data, it first checks if it's available in the cache. If the data is found (a cache hit), the CPU can access it much more quickly. If the data is not found (a cache miss), it has to be fetched from the slower main memory.			
Three Mapping Functions of Cache Memory			
In cache memory, mapping refers to the technique used to determine where in the cache a particular block of data from main memory will be stored. There are three main types of cache mapping:			
<ol> <li>Direct-Mapped Cache</li> <li>Fully Associative Cache</li> <li>Set-Associative Cache</li> </ol>			
Each method has its own approach to placing data into cache and differs in terms of complexity, speed, and efficiency.			
1. Direct-Mapped Cache			
In a direct-mapped cache, each block of memory can be mapped to exactly one cache line. This means that for a given block of data in main memory, there is a specific location in the cache where it will always be placed.			
How it works:			
• The memory address is divided into three parts: Tag, Index, and Block offset.			
<ul> <li>Tag: Identifies which block of data in memory is being referenced.</li> </ul>			
<ul> <li>Index: Determines which cache line (or set) the block of data will be placed in.</li> <li>Block offset: Indicates the specific location within the cache line.</li> </ul>			
Example:			
If you have a cache with 4 lines and memory with 16 blocks, the index will determine which cache line a block of data from memory should go into.			

Each block of memory will be mapped to exactly one line in the cache.

- Advantages:
  - Simple and fast, since each block of memory is mapped to a specific cache line.
  - Low hardware complexity.
- Disadvantages:
  - Conflict misses: If multiple memory blocks map to the same cache line, they will overwrite each other. This results in cache misses, even if there is enough space in the cache overall.

2. Fully Associative Cache

In a fully associative cache, any block of memory can be placed in any cache line. There is no restriction on which memory block goes into which line of the cache.

How it works:

- The memory address is divided into two parts: Tag and Block offset.
  - Tag: Identifies the block of data being referenced.
  - $\circ~$  Block offset: Indicates the location within the block.
- There is no "index" part because any cache line can hold any block of data.

Example:

If you have a cache with 4 lines and memory with 16 blocks, any block of memory can be placed in any of the 4 cache lines.

- Advantages:
  - No conflict misses since there are no restrictions on which cache line a block can occupy.
  - Better for scenarios where data access patterns are unpredictable.

• Disadvantages:

• Slower lookup: Since any block can be stored in any line, checking if the block is in the cache involves searching all cache lines. This requires more time and complexity, making it slower than direct-mapped caches.

• Higher hardware complexity: Requires extra logic to manage the mapping and searching of cache lines.

3. Set-Associative Cache

A set-associative cache is a compromise between direct-mapped and fully associative caches. In this type of cache, the cache is divided into multiple sets, and each set contains multiple lines. A block of memory can be placed in any line within a set, but it cannot be placed in just any line across the entire cache.

How it works:

- The memory address is divided into three parts: Tag, Set index, and Block offset.
  - Tag: Identifies the block of data.
  - Set index: Determines which set in the cache the block will go to.
  - Block offset: Specifies the location within the block.
- The cache is divided into NNN sets, and each set contains MMM cache lines. A block can be mapped to any line within its assigned set.

Example:

If you have a cache with 4 sets and 2 lines per set, a block of memory will be placed in one of the two lines within the set determined by the set index. If a block from memory maps to a set with available space, it is stored there.

- Advantages:
  - Fewer conflict misses than direct-mapped cache because each set contains multiple lines. This allows for some flexibility in where blocks of data can be stored.
  - Faster lookups compared to fully associative caches since only a subset of cache lines needs to be searched.
- Disadvantages:
  - More complex than direct-mapped cache but less complex than fully associative cache.
  - Performance depends on the number of sets and lines in each set. If there are too many sets or too few lines per set, cache performance may degrade.

**Comparison of Mapping Techniques** Mapping Comple Lookup **Conflict Misses** Cache Hardwar Speed **Miss Rate** e Cost Type xity **Direct-Ma** Low High (if Fast High (in Low collisions pped some occur) cases)

4       a       Set-Associ Medium Moderat Reduced (less Moderate Medium (balanced) direct-mapped )       (balanced) direct-mapped )         4       a       The Arithmetic Logic Unit (ALU) Operation in a Processor       [10]         4       a       The Arithmetic Logic Unit (ALU) Operation in a Processor       [10]         5       L3         6       Arithmetic Logic Unit (ALU) is a fundamental component of the CPU that performs arithmetic and logical operations. It operates on data that it retrieves from registers or memory and outputs the result back to registers or memory. The operations performed by the ALU include addition, subtraction, multiplication, division (arithmetic operations), as well as logical operations like AND, OR, XOR, NOT, and comparison operations (logical operations).         Basic ALU Operations       1. Arithmetic Operations: <ul> <li>Addition: Adds two numbers.</li> <li>Subtraction: Subtracts one number from another.</li> <li>Multiplication: Multiplication multiplication anumber.</li> <li>Logical Operations:             <ul> <li>AND: Performs a bitwise AND operation between two numbers.</li> <li>OR: Performs a bitwise AND operation between two numbers.</li> <li>Subtraction: Subtracts OR operation inverts each bit).</li> </ul> </li> <li>Shift Operations:         <ul> <li>Shift Performs a bitwise XOR (exclusive OR) operation.</li> <li>NOT: Performs a bitwise XOR operation (inverts each bit).</li> </ul> </li> <li>Shift Right (&gt;&gt;) or Arithmetic Right Shift: Shifts all bits to the right, dividing the value by 2.</li> <li>Shift Right (&gt;&gt;) or Arithmetic Right Shift: Shifts</li></ul>		Fully Associativ e	High	Slow	None	Low	High			
4 a       The Arithmetic Logic Unit (ALU) is a fundamental component of the CPU that performs arithmetic and logical operations. It operates on data that it retrieves from registers or memory and outputs the result back to registers or memory. The operations performed by the ALU include addition, subtraction, multiplication, division (arithmetic operations), as well as logical operations like AND, OR, XOR, NOT, and comparison operations (logical operations).       [10]         Basic ALU Operations       • Addition: Adds two numbers.       • Subtraction: Subtracts one number from another.       • Multiplication: Multiplies two numbers (in some processors).       • Division: Divides one number by another (in some processors).       • Division: Divides one number by another (in some processors).       • Increment/Decrement: Adds or subtracts 1 from a number.         2. Logical Operations:       • AND: Performs a bitwise OR operation between two numbers.       • NOT: Performs a bitwise VOR (exclusive OR) operation.         • NOT: Performs a bitwise NOT operation (inverts each bit).       3. Shift Operations:       • Shift Left (<:): Shifts all bits to the left, which generally multiplies the value by 2.         • Shift Right (>>) or Arithmetic Right Shift: Shifts all bits to the right, dividing the value by 2.       • Shift Right (>>) or Arithmetic Right Shift: Shifts all bits to the right, dividing the value by 2.			Medium		than		Medium			
<ol> <li>Arithmetic Operations:         <ul> <li>Addition: Adds two numbers.</li> <li>Subtraction: Subtracts one number from another.</li> <li>Multiplication: Multiplies two numbers (in some processors).</li> <li>Division: Divides one number by another (in some processors).</li> <li>Increment/Decrement: Adds or subtracts 1 from a number.</li> </ul> </li> <li>Logical Operations:         <ul> <li>AND: Performs a bitwise AND operation between two numbers.</li> <li>OR: Performs a bitwise OR operation between two numbers.</li> <li>XOR: Performs a bitwise XOR (exclusive OR) operation.</li> <li>NOT: Performs a bitwise NOT operation (inverts each bit).</li> </ul> </li> <li>Shift Operations:         <ul> <li>Shift Left (&lt;&lt;): Shifts all bits to the left, which generally multiplies the value by 2.</li> <li>Shift Right (&gt;&gt;) or Arithmetic Right Shift: Shifts all bits to the right, dividing the value by 2.</li> </ul> </li> <li>Comparison Operations:         <ul> <li>Comparison Operations:</li> </ul> </li> </ol>	<u>4 a</u>	The <b>Arithmet</b> performs arith registers or me performed by (arithmetic op	ic Logic Un metic and lo emory and o the ALU inc erations), as	it (ALU) is a gical operation operation operation of the rest of the rest of the rest of the rest operation operatio	a fundamental componential com	ponent of the C data that it retri s or memory. T iplication, divis	eves from The operations sion		5	L3
		<ol> <li>Arithmetic Operations:         <ul> <li>Addition: Adds two numbers.</li> <li>Subtraction: Subtracts one number from another.</li> <li>Multiplication: Multiplies two numbers (in some processors).</li> <li>Division: Divides one number by another (in some processors).</li> <li>Increment/Decrement: Adds or subtracts 1 from a number.</li> </ul> </li> <li>Logical Operations:         <ul> <li>AND: Performs a bitwise AND operation between two numbers.</li> <li>OR: Performs a bitwise OR operation between two numbers.</li> <li>XOR: Performs a bitwise XOR (exclusive OR) operation.</li> <li>NOT: Performs a bitwise NOT operation (inverts each bit).</li> </ul> </li> <li>Shift Operations:         <ul> <li>Shift Left (&lt;&lt;): Shifts all bits to the left, which generally multiplies the value by 2.</li> <li>Shift Right (&gt;&gt;) or Arithmetic Right Shift: Shifts all bits to the right, dividing the value by 2.</li> </ul> </li> <li>Comparison Operations:         <ul> <li>Comparison Operations:</li> <li>Shift Shift: Shifts all bits to the right, dividing the value by 2.</li> </ul> </li> </ol>								

The ALU typically consists of:

- **Inputs**: The ALU receives two inputs (A and B), which are usually numbers stored in registers or provided by memory.
- **Control Unit**: The control unit of the CPU sends control signals to the ALU, specifying which operation the ALU should perform.
- ALU Operation Control Lines: The ALU has control lines that select the operation, such as:
  - Add, Subtract, AND, OR, etc.
- **Output**: The result of the operation is returned as output (often to a register or memory).

# ALU Example: Addition and Logical AND Operations

Let's consider two 4-bit numbers, A = 1011 (binary) and B = 0110 (binary), and examine the ALU operations that could be performed on them.

```
1. Addition Operation (A + B)
```

In this case, the ALU will perform a binary addition operation on the two numbers **A** and **B**.

A = 1011B = 0110

The ALU performs the following operation (from least significant bit to most significant bit):

sql

Copy code

1011

+ 0110

```
10001 (Result: 10001 in binary, which is 17 in decimal)
```

• The carry bit is 1, so the final result is **10001** (which is 17 in decimal).

# 2. Logical AND Operation (A AND B)

The ALU can also perform logical operations. In this case, we will perform a **bitwise AND** operation on the two numbers **A** and **B**.

A = 1011B = 0110

The bitwise AND operation compares each bit of **A** and **B** and outputs 1 if both bits are 1, otherwise, it outputs 0.

less Copy code A = 1011B = 0110

```
A AND B = 0010 (Result: 0010 in binary, which is 2 in decimal)
```

• The **AND** operation between these two binary numbers results in **0010** (which is 2 in decimal).

# Step-by-Step ALU Operation Example

Let's break down the addition and logical AND operations in detail, assuming that the ALU is controlled by a set of control signals that select the operation (such as addition or AND).

# Step 1: ALU Setup

- The processor has the two input operands, **A** and **B**, ready in the registers (or fetched from memory).
- The **Control Unit** sends control signals to the ALU, telling it which operation to perform (e.g., addition or AND).

# Step 2: ALU Operation – Addition

- For addition, the control signals tell the ALU to use an **add** operation.
- The ALU performs a **binary addition** of **A** and **B**.

First, the bits are aligned:

css

Copy code

A = 1011

```
B = 0110
```

- 0
- Then, each bit is added starting from the least significant bit, handling any carry-over from the previous addition.
- The result is stored in a temporary register and eventually written back to a result register or memory.

# Step 3: ALU Operation – Logical AND

- For the **AND** operation, the control signals instruct the ALU to perform the logical AND operation between **A** and **B**.
- Each bit of **A** is compared with the corresponding bit of **B**, and the result is stored.

• A: 1011

- **B**: 0110
- A AND B: 0010 (binary result)

# Step 4: ALU Output

• After performing the operation (addition or AND), the ALU outputs the result. In the case of addition, it would be **10001**, and for the AND operation, it would be **0010**.

• The result is then stored in	n a register, or it could be written back to memory.	
Control Signals in ALU		
-	f signals from the <b>Control Unit</b> (CU). These signals U should perform. The control lines typically include:	
<ul> <li>Shift control: Determines shift).</li> <li>Comparison flags: These</li> </ul>	eration (e.g., ADD, AND, OR, etc.). s whether a shift operation is required (left or right e include flags like Zero, Carry, Sign, and Overflow, on the result of the operation.	
For example:		
	e selected by sending an opcode like <b>0001</b> . e selected by sending an opcode like <b>0010</b> .	
Example: Control Signals for	r Addition and AND	
Operation	<b>Opcode (Control Signal)</b>	
Addition (A + B)	0001	
AND (A AND B)	0010	
In this way, the control unit com	nunicates with the ALU to specify the operation.	
ALU Flags		
The ALU typically updates certain provide important information ab	in flags after performing an operation. These flags bout the result of the operation:	
<ul> <li>Carry Flag (C): Set if the for addition and subtraction</li> <li>Overflow Flag (O): Set i result (e.g., in signed additional additionadditional additional additional additional a</li></ul>	f the result of an operation exceeds the range of the	
Example of ALU Operation:	Flags for Addition	
Let's take the example where A =	= <b>1011</b> and <b>B</b> = <b>0110</b> (binary) for addition:	
markdown Copy code 1011 (A) + 0110 (B)		
10001 (Result: 17 in	decimal)	
• Carry Flag: Set (because	there was a carry-out from the most significant bit).	

•	Zero Flag: Not set (the result is not zero).		
•	Overflow Flag: Not set (no overflow in a 4-bit result).		
•	Negative Flag: Not set (the result is positive).		

	-			<del></del>	
	step into stag	execution of a complete instruction in a processor involves a series of well-defined s that transform a high-level command (written in machine language or assembly) an action the processor can execute. This process is carried out through a series of es, collectively known as the <b>Instruction Cycle</b> or <b>Fetch-Decode-Execute cycle</b> . Is an in-depth analysis of each phase involved in the execution of an instruction:			
5	1. In	struction Cycle Overview			
	The	instruction cycle can be broken down into several steps:			
		. Fetch: Retrieve the instruction from memory.	[10]	5	L3
		2. Decode: Interpret the instruction to determine what operation to perform.		5	LJ
		Execute: Perform the operation specified by the instruction.			
	2	. Store (optional): Write the result back to memory or a register (if necessary).			
	The	process happens continuously in a CPU, with the processor executing one			
	instr	uction after another, unless interrupted.			
	Det	ailed Steps in Instruction Execution			
	Step	1: Fetch the Instruction			
	In th	e fetch phase, the CPU retrieves an instruction from memory (typically from the			
	prog	program counter (PC)). The program counter holds the memory address of the next			
	instr	uction to be executed.			
		The Instruction Pointer (IP) or Program Counter (PC) contains the address			
		of the next instruction in memory.			
		The CPU sends the address in the PC to the Memory Address Register			
		(MAR).			
		• The instruction located at that address is retrieved from memory and placed in			
		the Instruction Register (IR).			
	Pro	eess of fetching the instruction:			
		. The address in the PC is loaded into the MAR.			
		2. The CPU reads the instruction from memory at the address specified by the			
		MAR.			
		3. The instruction is placed into the IR.			
	2	. The PC is incremented to point to the next instruction (unless modified by			
		control flow instructions like jumps or branches).			
	At tl	is point, the instruction is ready for decoding.			
	Step	2: Decode the Instruction			

In the **decode** phase, the instruction in the IR is decoded to determine what action the CPU needs to perform. The instruction is typically broken down into its components, which include:

- **Opcode**: Specifies the operation (e.g., ADD, MOV, SUB).
- **Operands**: Specifies the data or addresses on which the operation should be performed. These could be immediate values, registers, or memory addresses.

The **Control Unit (CU)** is responsible for decoding the instruction. It interprets the opcode and generates the necessary control signals to carry out the operation.

- **Operand Fetching**: If the instruction requires data from memory or a register, the Control Unit fetches the operands (the source data for the operation) from the appropriate registers or memory addresses. These operands could be in the **Register File** or in memory.
- Address Calculation: For instructions involving memory access, the effective address is calculated (e.g., adding an offset to a base address).

The decoded instruction is now ready to be executed.

#### Step 3: Execute the Instruction

In the **execute** phase, the processor performs the actual operation defined by the instruction. This could involve arithmetic or logical operations, data movement, or control flow changes. The ALU (Arithmetic Logic Unit) is typically used for arithmetic or logical operations, while the data path handles data movement.

Possible actions during execution:

- Arithmetic or Logical Operations: If the instruction is an arithmetic or logical operation (e.g., ADD, SUB, AND, OR), the operands are processed by the ALU.
- **Data Transfer**: For instructions like MOV (move), data is transferred from one location (e.g., memory to a register, or register to memory).
- Control Flow Change: If the instruction is a jump, branch, or call, the **Program Counter (PC)** is updated to the address specified by the instruction (for example, setting the PC to a new location).
- **Memory Access**: For load/store instructions, data is read from or written to memory.

#### Step 4: Write Back the Result (if needed)

If the instruction involves a result that needs to be stored (e.g., a result from an

addition), the result is written back to the destination location, which could be:

- A register in the Register File.
- Memory (if the instruction involves a store operation).

This step completes the execution of the instruction.

# Control Signals and the Role of the Control Unit

The **Control Unit (CU)** plays a crucial role throughout the instruction cycle. It generates control signals that dictate the behavior of various components of the CPU. These signals include:

- **Memory Read/Write**: Indicates whether data should be read from or written to memory.
- ALU Control: Specifies the operation to be performed by the ALU (e.g., addition, subtraction, etc.).
- **Register Read/Write**: Determines whether data should be read from or written to a register.
- **PC Update**: Controls the increment or modification of the program counter.

The control signals ensure the correct sequence of events in the instruction cycle.

# Example: Executing an Instruction

Let's walk through an example using a simple instruction in an imaginary CPU:

# ADD R1, R2, R3

This instruction adds the contents of registers R2 and R3, then stores the result in R1.

# Step 1: Fetch the Instruction

- The program counter (PC) holds the address of the instruction ADD R1, R2, R3.
- 2. The address is loaded into the Memory Address Register (MAR).
- The CPU reads the instruction from memory and places it in the Instruction Register (IR).
- 4. The PC is incremented to the next instruction address.

# Step 2: Decode the Instruction

- 1. The Control Unit reads the opcode **ADD** from the instruction in the IR.
- 2. The Control Unit determines that the ALU should perform an **addition** operation.

3. The operands are identified as registers <b>R2</b> and <b>R3</b> , which need to be read from	n		
the register file.			
4. The destination register is identified as <b>R1</b> .			
Step 3: Execute the Instruction			
1. The Control Unit generates the appropriate signals to read registers <b>R2</b> and <b>R3</b>			
2. The values in <b>R2</b> and <b>R3</b> are passed to the ALU.			
3. The ALU performs the addition of <b>R2</b> and <b>R3</b> .			
4. The result of the addition is stored in a temporary register.			
Step 4: Write Back the Result			
1. The result of the addition is written back to <b>R1</b> .			
2. The instruction is now complete, and the processor proceeds to fetch the next			
instruction.			
Pipelining and Parallelism			
In modern processors, <b>pipelining</b> is used to improve instruction throughput. Pipelining	3		
involves breaking the instruction cycle into multiple stages, allowing multiple			
nstructions to be processed at the same time in different stages of execution. For			
example, while one instruction is being fetched, another can be decoded, and a third			
can be executed.			
This improves the efficiency of the CPU, as each part of the instruction cycle is			
happening in parallel, speeding up the overall process.			
Summary of Instruction Execution			
The execution of an instruction in a processor involves the following steps:			
1. <b>Fetch</b> : The instruction is retrieved from memory.			
2. Decode: The instruction is decoded by the Control Unit, and the required			
operands are fetched.			
3. Execute: The CPU executes the operation, typically involving the ALU or data	ı		
transfer.			
4. Write Back: The result of the execution is written back to a register or			
memory.			
This process happens repeatedly for each instruction in the program, ensuring that the	[10]	5	,
program is executed as intended. In more advanced systems, pipelining and			
parallelism allow for more efficient execution of multiple instructions at once.			
	1	1	

**Pipelining** is a technique used in computer architecture and data processing where multiple stages or tasks are executed simultaneously in a sequence, with each stage processing a different part of the task. It allows for the overlap of operations, meaning while one stage is processing data, the next stage can begin working on new data, resulting in improved overall throughput.

In simpler terms, pipelining allows a system to work on multiple tasks concurrently by breaking them into smaller, independent stages that can be processed in parallel.

# Example of Pipelining

Consider a simple **5-stage instruction pipeline** in a CPU. Each instruction goes through 5 stages:

- 1. Fetch (IF): Retrieve the instruction from memory.
- 2. **Decode (ID)**: Decode the instruction to understand what operation it needs to perform.
- 3. Execute (EX): Perform the operation (e.g., arithmetic, logic, etc.).
- 4. Memory (MEM): Access memory (read/write).
- 5. Write-back (WB): Write the result back to the register.

These stages work in parallel for multiple instructions. Let's see how it works with a simple example:

# Instructions:

- 1. Instruction 1: Add A and B
- 2. Instruction 2: Subtract C from D
- 3. Instruction 3: Multiply E and F

# **Pipeline Stages:**

Assume that each instruction takes one clock cycle per stage, and each stage is independent. Without pipelining, each instruction would require 5 cycles to complete. However, with pipelining, each stage works concurrently, as shown in the following timeline:

Cycle	Instruction	Instruction	Instruction		
	1	2	3		

1	IF		
2	ID	IF	
3	EX	ID	IF
4	MEM	EX	ID
5	WB	MEM	EX
6		WB	MEM
7			WB

# Performance of Pipelining

- **Increased Throughput**: As the stages are overlapped, each instruction begins its next stage in a subsequent cycle, allowing more instructions to complete in a given period of time. In the example above, after the pipeline is filled (i.e., after 5 cycles), one instruction completes every cycle.
- Throughput = 1 instruction per cycle (after pipeline is filled). This is an improvement over the non-pipelined approach, which would have taken 15 cycles for 3 instructions (5 cycles per instruction).
- Latency: The time it takes for a single instruction to go from start to finish remains the same (5 cycles), but the total time for multiple instructions reduces because of concurrent processing.

# Example:

Without pipelining:

• **3 instructions**:  $3 \times 5 = 15$  cycles

With pipelining:

• **3 instructions**: 5 cycles to fill the pipeline, then 1 cycle for each instruction

	thereafter, so the total time = 5 (pipeline filling) + 3 (one per instruction) = $8$			
	cycles.			
Pipel	ine Hazards			
	pipelining offers significant performance improvements, there are also potential			
hazar	ds that can reduce its effectiveness:			
1.	Data Hazards: Occur when instructions depend on the results of previous			
	instructions.			
	• Example: If Instruction 2 needs the result of Instruction 1 (e.g.,			
	Instruction 1: R1 = A + B, Instruction 2: R2 = R1			
	- C), there could be a delay in the pipeline.			
2.	Control Hazards: Arise from branch instructions (e.g., conditional jumps),			
	which can disrupt the flow of instructions in the pipeline.			
3.	Structural Hazards: Occur when the hardware cannot support the			
	combination of instructions in the pipeline (e.g., insufficient resources like			
	ALUs or memory ports).			
		[10]	5	Ι

6	a	[10]	3	L3

CI

HoD